Inventor · disambiguated record
Stephen Douglas Weitzel
Also filed as: WEITZEL STEPHEN · WEITZEL STEPHEN D · WEITZEL STEPHEN DOUGLAS
22 granted patents·3 pending applications·491 citations·filing 1980–2017
96Inventor score
Top patents by PatentIndex Score
25 records- 0193US5485127AIntegrated dynamic power dissipation control system for very large scale integrated (VLSI) chipsINTEL CORP·Filed 1995·Granted Jan 16, 1996·159 cites·22 claims
- 0291US7301385B2Methods and apparatus for managing clock skewSONY COMPUTER ENTERTAINMENT INC·Filed 2005·Granted Nov 27, 2007·28 cites·20 claims
- 0380US4508981ADriver circuitry for reducing on-chip Delta-I noiseIBM·Filed 1982·Granted Apr 2, 1985·24 cites·8 claims
- 0479US6914764B2On-chip thermal sensing circuitIBM·Filed 2002·Granted Jul 5, 2005·21 cites·15 claims
- 0578US7702944B2Dynamic frequency scaling sequence for multi-gigahertz microprocessorsIBM·Filed 2009·Granted Apr 20, 2010·7 cites·5 claims
- 0678US6792554B2Method and system for synchronously transferring data between clock domains sourced by the same clockIBM·Filed 2000·Granted Sep 14, 2004·27 cites·20 claims
- 0778US4346343APower control means for eliminating circuit to circuit delay differences and providing a desired circuit delayIBM·Filed 1980·Granted Aug 24, 1982·29 cites·27 claims
- 0874US7716516B2Method for controlling operation of microprocessor which performs duty cycle correction processSONY COMPUTER ENTERTAINMENT INC·Filed 2006·Granted May 11, 2010·6 cites·20 claims
- 0973US5517650ABridge for a power managed computer system with multiple buses and system arbitrationIBM·Filed 1994·Granted May 14, 1996·60 cites·8 claims
- 1066US4829198AFault tolerant logical circuitryIBM·Filed 1987·Granted May 9, 1989·17 cites·10 claims
- 1164US10354948B2Lossy MIM capacitor for on-die noise reductionQUALCOMM INC·Filed 2017·Granted Jul 16, 2019·1 cites·17 claims
- 1263US4383216AAC Measurement means for use with power control means for eliminating circuit to circuit delay differencesIBM·Filed 1981·Granted May 10, 1983·16 cites·11 claims
- 1357US7698588B2Circuit and related method for synchronizing data signals to a core clockIBM·Filed 2003·Granted Apr 13, 2010·4 cites·19 claims
- 1457US6636980B1System for launching data on a bus by using first clock for alternately selecting data from two data streams and using second clock for launching data thereafterIBM·Filed 1999·Granted Oct 21, 2003·34 cites·24 claims
- 1556US7656237B2Method to gate off PLLS in a deep power saving state without separate clock distribution for power management logicIBM·Filed 2004·Granted Feb 2, 2010·4 cites·19 claims
- 1653US6990165B2Phase and frequency lock detectorIBM·Filed 2002·Granted Jan 24, 2006·10 cites·46 claims
- 1751US6550013B1Memory clock generator and method thereforIBM·Filed 1999·Granted Apr 15, 2003·24 cites·24 claims
- 1850US7516350B2Dynamic frequency scaling sequence for multi-gigahertz microprocessorsIBM·Filed 2004·Granted Apr 7, 2009·3 cites·4 claims
- 1950US7284138B2Deep power saving by disabling clock distribution without separate clock distribution for power management logicIBM·Filed 2004·Granted Oct 16, 2007·1 cites·6 claims
- 2043US2004076189A1Multiphase clocking method and apparatusIBM·Filed 2002·Application pending·0 cites
- 2143US2004260960A1Method for pulse train reduction of clocking power when switching between full clocking power and nap modeIBM·Filed 2003·Application pending·0 cites
- 2240US7262636B2Method and system for a circuit for timing sensitive applicationsTOSHIBA KK·Filed 2005·Granted Aug 28, 2007·0 cites·15 claims
- 2338US5844921AMethod and apparatus for testing a hybrid circuit having macro and non-macro circuitryIBM·Filed 1996·Granted Dec 1, 1998·13 cites·10 claims
- 2437US2009121747A1Maintaining Circuit Delay Characteristics During Power Management ModeDHONG SANG HOO·Filed 2007·Application pending·0 cites
- 2535US4417159ADiode-transistor active pull up driverIBM·Filed 1981·Granted Nov 22, 1983·3 cites·17 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →