Inventor · disambiguated record
Edward Reis
Also filed as: REIS EDWARD · REIS JR EDWARD P
3 granted patents·1 pending application·12 citations·filing 2017–2022
56Inventor score
Top patents by PatentIndex Score
4 records- 0191US10192746B1STI inner spacer to mitigate SDB loadingGLOBALFOUNDRIES INC·Filed 2017·Granted Jan 29, 2019·12 cites·14 claims
- 0247US12433014B2Structure having different gate dielectric widths in different regions of substrateGLOBALFOUNDRIES US INC·Filed 2022·Granted Sep 30, 2025·0 cites·14 claims
- 0339US10164010B1Finfet diffusion break having protective liner in fin insulatorGLOBALFOUNDRIES INC·Filed 2017·Granted Dec 25, 2018·0 cites·20 claims
- 0432US2018190792A1Method of forming semiconductor structure and resulting structureGLOBALFOUNDRIES INC·Filed 2017·Application pending·0 cites
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →