HU JYUN-KAI

Layered decoding architecture with reduced number of hardware buffers for LDPC codes