Inventor · disambiguated record
Benoit Dupont De Dinechin
Also filed as: DUPONT DE DINECHIN BENOIT · DUPONT DE DINECHIN BENOÎT
13 granted patents·4 pending applications·13 citations·filing 2003–2024
85Inventor score
Top patents by PatentIndex Score
17 records- 0172US9565122B2Stream management in an on-chip networkKALRAY·Filed 2012·Granted Feb 7, 2017·4 cites·16 claims
- 0270US12141626B2Configurable inter-processor synchronization systemKALRAY·Filed 2019·Granted Nov 12, 2024·2 cites·7 claims
- 0370US11144480B2Atomic instruction having a local scope limited to an intermediate cache levelKALRAY·Filed 2017·Granted Oct 12, 2021·2 cites·10 claims
- 0469US10915488B2Inter-processor synchronization systemKALRAY·Filed 2015·Granted Feb 9, 2021·2 cites·11 claims
- 0558US9898251B2Bit-matrix multiplication using explicit registerKALRAY·Filed 2015·Granted Feb 20, 2018·1 cites·7 claims
- 0656US11604646B2Processor comprising a double multiplication and double addition operator actuable by an instruction with three operand referencesKALRAY·Filed 2021·Granted Mar 14, 2023·0 cites·16 claims
- 0753US2025130768A1Multiple operand floating point adder with correct roundingKALRAY·Filed 2023·Application pending·0 cites
- 0852US2025036362A1Optimized multiply-accumulate operator for ai calculationsKALRAY·Filed 2024·Application pending·0 cites
- 0950US2023315472A1System for managing a group of rotating registers defined arbitrarily in a processor register fileKALRAY·Filed 2023·Application pending·0 cites
- 1049US7177893B2High-efficiency saturating operatorST MICROELECTRONICS SA·Filed 2003·Granted Feb 13, 2007·2 cites·14 claims
- 1147US11995218B2Processor with a configurable distribution of privileged resources and exceptions between protection ringsKALRAY·Filed 2020·Granted May 28, 2024·0 cites·11 claims
- 1241US11169808B2Blockwise matrix multiplication systemKALRAY·Filed 2019·Granted Nov 9, 2021·0 cites·8 claims
- 1341US10175989B2VLIW type instruction packet structure and processor suitable for processing such an instruction packetKALRAY·Filed 2015·Granted Jan 8, 2019·0 cites·15 claims
- 1438US2022207108A1System for processing matrices using multiple processors simultaneouslyKALRAY·Filed 2021·Application pending·0 cites
- 1536US10250697B2Token bucket flow-rate limiterKALRAY·Filed 2016·Granted Apr 2, 2019·0 cites·8 claims
- 1633US9766951B2Hardware synchronization barrier between processing unitsKALRAY·Filed 2015·Granted Sep 19, 2017·0 cites·11 claims
- 1732US9367287B2Mixed precision fused multiply-add operatorDUPONT DE DINECHIN FLORENT·Filed 2012·Granted Jun 14, 2016·0 cites·5 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →