Inventor · disambiguated record
Akash Khandelwal
Also filed as: KHANDELWAL AKASH
3 granted patents·52 citations·filing 2012–2020
70Inventor score
Technology areasG06F
Top patents by PatentIndex Score
3 records- 0192US8572532B1Common path pessimism removal for hierarchical timing analysisSINGH SUSHOBHIT·Filed 2012·Granted Oct 29, 2013·42 cites·22 claims
- 0284US10460059B1System and method for generating reduced standard delay format files for gate level simulationCADENCE DESIGN SYSTEMS INC·Filed 2015·Granted Oct 29, 2019·8 cites·17 claims
- 0377US11256837B1Methods, systems, and computer program product for implementing an electronic design with high-capacity design closureCADENCE DESIGN SYSTEMS INC·Filed 2020·Granted Feb 22, 2022·2 cites·20 claims
Join the waitlist — get patent alerts
Get an alert when Akash Khandelwal files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →