Inventor · disambiguated record
Anthony Jarvis
Also filed as: JARVIS ANTHONY · JARVIS ANTHONY X
21 granted patents·3 pending applications·116 citations·filing 2000–2022
93Inventor score
Technology areasG06F
Files withADVANCED MICRO DEVICES INC10ST MICROELECTRONICS INC6JARVIS ANTHONY2ZURASKI JR GERALD D2BHARGAVA RAVINDRA N1
Top patents by PatentIndex Score
24 records- 0192US11256505B2Using loop exit prediction to accelerate or suppress loop mode of a processorADVANCED MICRO DEVICES INC·Filed 2021·Granted Feb 22, 2022·3 cites·20 claims
- 0291US10635591B1Systems and methods for selectively filtering, buffering, and processing cache coherency probesADVANCED MICRO DEVICES INC·Filed 2018·Granted Apr 28, 2020·10 cites·20 claims
- 0390US8181005B2Hybrid branch prediction device with sparse and dense prediction cachesZURASKI JR GERALD D·Filed 2008·Granted May 15, 2012·38 cites·17 claims
- 0489US8578141B2Loop predictor and method for instruction fetching using a loop predictorJARVIS ANTHONY·Filed 2010·Granted Nov 5, 2013·13 cites·22 claims
- 0583US10915322B2Using loop exit prediction to accelerate or suppress loop mode of a processorADVANCED MICRO DEVICES INC·Filed 2018·Granted Feb 9, 2021·3 cites·20 claims
- 0674US6772355B2System and method for reducing power consumption in a data processor having a clustered architectureST MICROELECTRONICS INC·Filed 2000·Granted Aug 3, 2004·21 cites·20 claims
- 0762US11416253B2Multiple-table branch target bufferADVANCED MICRO DEVICES INC·Filed 2020·Granted Aug 16, 2022·0 cites·16 claims
- 0859US12282776B2Hybrid parallelized tagged geometric (TAGE) branch predictionADVANCED MICRO DEVICES INC·Filed 2022·Granted Apr 22, 2025·0 cites·20 claims
- 0957US8788797B2Combined level 1 and level 2 branch predictorKRISHNAMURTHY TRIVIKRAM·Filed 2010·Granted Jul 22, 2014·2 cites·19 claims
- 1057US6922773B2System and method for encoding constant operands in a wide issue processorHEWLETT PACKARD CO·Filed 2000·Granted Jul 26, 2005·6 cites·20 claims
- 1155US8667257B2Detecting branch direction and target address pattern and supplying fetch address by replay unit instead of branch prediction unitBHARGAVA RAVINDRA N·Filed 2010·Granted Mar 4, 2014·1 cites·19 claims
- 1255US7757066B2System and method for executing variable latency load operations in a date processorST MICROELECTRONICS INC·Filed 2000·Granted Jul 13, 2010·4 cites·29 claims
- 1354US11216279B2Loop exit predictorADVANCED MICRO DEVICES INC·Filed 2018·Granted Jan 4, 2022·0 cites·20 claims
- 1454US7093107B2Bypass circuitry for use in a pipelined processorST MICROELECTRONICS INC·Filed 2000·Granted Aug 15, 2006·4 cites·20 claims
- 1554US6865665B2Processor pipeline cache miss apparatus and method for operationST MICROELECTRONICS INC·Filed 2000·Granted Mar 8, 2005·4 cites·24 claims
- 1653US6807628B2System and method for supporting precise exceptions in a data processor having a clustered architectureST MICROELECTRONICS INC·Filed 2000·Granted Oct 19, 2004·4 cites·24 claims
- 1752US12153927B2Merged branch target buffer entriesADVANCED MICRO DEVICES INC·Filed 2020·Granted Nov 26, 2024·0 cites·27 claims
- 1850US10713054B2Multiple-table branch target bufferADVANCED MICRO DEVICES INC·Filed 2018·Granted Jul 14, 2020·0 cites·10 claims
- 1950US7028164B2Instruction fetch apparatus for wide issue processors and method of operationST MICROELECTRONICS INC·Filed 2000·Granted Apr 11, 2006·2 cites·19 claims
- 2048US7143268B2Circuit and method for instruction compression and dispersal in wide-issue processorsHEWLETT PACKARD DEVELOPMENT CO·Filed 2000·Granted Nov 28, 2006·1 cites·22 claims
- 2147US2023315468A1Enforcing consistency across redundant tagged geometric (tage) branch historiesADVANCED MICRO DEVICES INC·Filed 2022·Application pending·0 cites
- 2246US2011093658A1Classifying and segregating branch targetsZURASKI JR GERALD D·Filed 2009·Application pending·0 cites
- 2346US2023315475A1Managing large tage historiesADVANCED MICRO DEVICES INC·Filed 2022·Application pending·0 cites
- 2442US9778934B2Power efficient pattern history table fetch in branch predictorJARVIS ANTHONY·Filed 2010·Granted Oct 3, 2017·0 cites·18 claims
Join the waitlist — get patent alerts
Get an alert when Anthony Jarvis files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →