Inventor · disambiguated record
Artur P. Balasinski
Also filed as: BALASINSKI ARTUR · BALASINSKI ARTUR P
13 granted patents·375 citations·filing 1995–2001
93Inventor score
Top patents by PatentIndex Score
13 records- 0190US6562638B1Integrated scheme for predicting yield of semiconductor (MOS) devices from designed layoutCYPRESS SEMICONDUCTOR CORP·Filed 2000·Granted May 13, 2003·69 cites·11 claims
- 0288US7231374B1Scheme for evaluating costs and/or benefits of manufacturing technologiesCYPRESS SEMICONDUCTOR CORP·Filed 2000·Granted Jun 12, 2007·52 cites·29 claims
- 0380US5960311AMethod for forming controlled voids in interlevel dielectricST MICROELECTRONICS INC·Filed 1997·Granted Sep 28, 1999·54 cites·33 claims
- 0478US5847464AMethod for forming controlled voids in interlevel dielectricSGS THOMSON MICROELECTRONICS·Filed 1995·Granted Dec 8, 1998·49 cites·52 claims
- 0576US5640023ASpacer-type thin-film polysilicon transistor for low-power memory devicesSGS THOMSON MICROELECTRONICS·Filed 1995·Granted Jun 17, 1997·30 cites·6 claims
- 0673US6681376B1Integrated scheme for semiconductor device verificationCYPRESS SEMICONDUCTOR CORP·Filed 2001·Granted Jan 20, 2004·16 cites·26 claims
- 0772US5795800AIntegrated circuit fabrication method with buried oxide isolationSGS THOMSON MICROELECTRONICS·Filed 1996·Granted Aug 18, 1998·33 cites·25 claims
- 0867US5804472AMethod of making spacer-type thin-film polysilicon transistor for low-power memory devicesST MICROELECTRONICS INC·Filed 1996·Granted Sep 8, 1998·20 cites·49 claims
- 0967US5705427AMethod of forming a landing pad structure in an integrated circuitSGS THOMSON MICROELECTRONICS·Filed 1995·Granted Jan 6, 1998·30 cites·33 claims
- 1047US6093963ADual landing pad structure including dielectric pocketST MICROELECTRONICS INC·Filed 1997·Granted Jul 25, 2000·12 cites·20 claims
- 1137US5945738ADual landing pad structure in an integrated circuitST MICROELECTRONICS INC·Filed 1996·Granted Aug 31, 1999·7 cites·5 claims
- 1234US5909636AMethod of forming a landing pad structure in an integrated circuitST MICROELECTRONICS INC·Filed 1997·Granted Jun 1, 1999·3 cites·33 claims
- 1330USRE41068ESpacer-type thin-film polysilicon transistor for low-power memory devicesST MICROELECTRONICS INC·Filed 1999·Granted Jan 5, 2010·0 cites·24 claims
Join the waitlist — get patent alerts
Get an alert when Artur P. Balasinski files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →