Inventor · disambiguated record
Christophe Avoinne
Also filed as: AVOINNE CHRISTOPHE · AVOINNE CHRISTOPHE DENIS BERNARD
6 granted patents·10 pending applications·4 citations·filing 2012–2024
70Inventor score
Top patents by PatentIndex Score
16 records- 0182US11520706B2Dram-aware cachingQUALCOMM INC·Filed 2021·Granted Dec 6, 2022·2 cites·23 claims
- 0281US11662765B1System for providing a low latency and fast switched cascaded dual phased lock loop (PLL) architecture for die-to-die / system-on-chip (SoC) interfacesQUALCOMM INC·Filed 2022·Granted May 30, 2023·1 cites·30 claims
- 0364US10386904B2Hardware managed power collapse and clock wake-up for memory management units and distributed virtual memory networksQUALCOMM INC·Filed 2016·Granted Aug 20, 2019·1 cites·22 claims
- 0459US2025189385A1Communication of thermal states for chipletsQUALCOMM INC·Filed 2023·Application pending·0 cites
- 0553US11972189B2Interconnections for modular die designsQUALCOMM INC·Filed 2022·Granted Apr 30, 2024·0 cites·18 claims
- 0653US2019324512A1Hardware managed power collapse and clock wake-up for memory management units and distributed virtual memory networksQUALCOMM INC·Filed 2019·Application pending·0 cites
- 0753US2025348235A1Slice-based memory channel power controlQUALCOMM INC·Filed 2024·Application pending·0 cites
- 0850US2025226854A1Systems and methods of exchanging data using a communication linkQUALCOMM INC·Filed 2024·Application pending·0 cites
- 0950US2025348431A1Memory tagging in a computing systemQUALCOMM INC·Filed 2024·Application pending·0 cites
- 1049US2025323878A1Communicating data and command messages and point-to-point signaling using a multi-bit line network-on-chipQUALCOMM INC·Filed 2024·Application pending·0 cites
- 1145US10606339B2Coherent interconnect power reduction using hardware controlled split snoop directoriesQUALCOMM INC·Filed 2016·Granted Mar 31, 2020·0 cites·30 claims
- 1245US9910799B2Interconnect distributed virtual memory (DVM) message preemptive respondingQUALCOMM INC·Filed 2016·Granted Mar 6, 2018·0 cites·28 claims
- 1345US2014310503A1Memory interleaving on memory channelsTEXAS INSTRUMENTS INC·Filed 2013·Application pending·0 cites
- 1443US2016357666A1Memory interleaving on memory channelsTEXAS INSTRUMENTS INC·Filed 2016·Application pending·0 cites
- 1538US2019012271A1Mechanisms to enforce security with partial access control hardware offlineQUALCOMM INC·Filed 2017·Application pending·0 cites
- 1633US2014119463A1Scalable Multifunction Serial Link InterfaceTEXAS INSTRUMENTS INC·Filed 2012·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Christophe Avoinne files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →