Inventor · disambiguated record
Chia-Chun Sun
Also filed as: SUN CHIA-CHUN
4 granted patents·3 pending applications·4 citations·filing 2008–2025
63Inventor score
Top patents by PatentIndex Score
7 records- 0172US12480987B2Dynamic voltage stress condition optimization method and dynamic voltage stress condition optimization system capable of performing block-based dynamic voltage stress wafer testing processMEDIATEK INC·Filed 2024·Granted Nov 25, 2025·0 cites·20 claims
- 0268US2025224443A1Dynamic Voltage Stress Condition Optimization Method and Dynamic Voltage Stress Condition Optimization System Capable of Performing Block-based Dynamic Voltage Stress Wafer Testing ProcessMEDIATEK INC·Filed 2025·Application pending·0 cites
- 0366US9166003B2Layout configuration for memory cell arrayUNITED MICROELECTRONICS CORP·Filed 2013·Granted Oct 20, 2015·2 cites·9 claims
- 0462US2025174497A1Die-Level Parametric Prediction Boosting Method and System for Improving Prediction Accuracy by Incorporating Physical Location Parametric DataMEDIATEK INC·Filed 2024·Application pending·0 cites
- 0552US8614463B2Layout configuration for memory cell arrayCHUANG MENG-PING·Filed 2011·Granted Dec 24, 2013·1 cites·11 claims
- 0652US8546890B2Inverter structure and method for fabricating the sameKUO CHIEN-LI·Filed 2008·Granted Oct 1, 2013·1 cites·8 claims
- 0737US2013038336A1Probe Calibration Device and Calibration MethodUNITED MICROELECTRONICS CORP·Filed 2011·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Chia-Chun Sun files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →