Inventor · disambiguated record
Durgesh Srivastava
Also filed as: SRIVASTAVA DURGESH
27 granted patents·9 pending applications·175 citations·filing 2004–2025
95Inventor score
Top patents by PatentIndex Score
36 records- 0195US12192023B2Page-based remote memory access using system memory interface network deviceINTEL CORP·Filed 2020·Granted Jan 7, 2025·4 cites·16 claims
- 0295US7725757B2Method and system for fast frequency switch for a power throttle in an integrated deviceINTEL CORP·Filed 2007·Granted May 25, 2010·75 cites·20 claims
- 0390US12381751B2Direct memory access (DMA) engine with network interface capabilitiesINTEL CORP·Filed 2020·Granted Aug 5, 2025·2 cites·11 claims
- 0488US10324525B2Context aware selective backlighting techniquesINTEL CORP·Filed 2016·Granted Jun 18, 2019·4 cites·25 claims
- 0587US2025385808A1Direct memory access (dma) engine with network interface capabilitiesINTEL CORP·Filed 2025·Application pending·0 cites
- 0685US11573722B2Tenant based allocation for pooled memoryINTEL CORP·Filed 2020·Granted Feb 7, 2023·2 cites·18 claims
- 0785US2025219861A1Page-based remote memory access using system memory interface network deviceINTEL CORP·Filed 2024·Application pending·0 cites
- 0883US12192024B2Shared memoryINTEL CORP·Filed 2020·Granted Jan 7, 2025·1 cites·20 claims
- 0982US7836458B1Configuration systemMICROSOFT CORP·Filed 2004·Granted Nov 16, 2010·45 cites·34 claims
- 1080US11397464B2Context aware selective backlighting techniquesINTEL CORP·Filed 2021·Granted Jul 26, 2022·1 cites·20 claims
- 1179US7555597B2Direct cache access in multiple core processorsINTEL CORP·Filed 2006·Granted Jun 30, 2009·9 cites·30 claims
- 1278US7475269B2Method and system for fast frequency switch for a power throttle in an integrated deviceINTEL CORP·Filed 2006·Granted Jan 6, 2009·6 cites·19 claims
- 1378US7418461B2Schema conformance for database serversMICROSOFT CORP·Filed 2005·Granted Aug 26, 2008·10 cites·15 claims
- 1477US10976815B2Context aware selective backlighting techniquesINTEL CORP·Filed 2019·Granted Apr 13, 2021·1 cites·20 claims
- 1573US11983408B2Ballooning for multi-tiered pooled memoryINTEL CORP·Filed 2023·Granted May 14, 2024·0 cites·20 claims
- 1672US11726565B2Context aware selective backlighting techniquesINTEL CORP·Filed 2022·Granted Aug 15, 2023·0 cites·21 claims
- 1771US12132581B2Network interface controller with eviction cacheINTEL CORP·Filed 2020·Granted Oct 29, 2024·0 cites·21 claims
- 1869US7571341B2Method and system for fast frequency switch for a power throttle in an integrated deviceINTEL CORP·Filed 2006·Granted Aug 4, 2009·3 cites·14 claims
- 1966US8091000B2Disabling portions of memory with defectsCHANG TSUNG-YUNG JONATHAN·Filed 2009·Granted Jan 3, 2012·6 cites·26 claims
- 2066US8024594B2Method and apparatus for reducing power consumption in multi-channel memory controller systemsINTEL CORP·Filed 2008·Granted Sep 20, 2011·4 cites·7 claims
- 2164US11681439B2Ballooning for multi-tiered pooled memoryINTEL CORP·Filed 2020·Granted Jun 20, 2023·0 cites·20 claims
- 2256US12417121B2Memory pool managementINTEL CORP·Filed 2021·Granted Sep 16, 2025·0 cites·21 claims
- 2354US12443537B2Method to minimize hot/cold page detection overhead on running workloadsINTEL CORP·Filed 2021·Granted Oct 14, 2025·0 cites·20 claims
- 2453US12375390B2Memory pooled time sensitive networking based architecturesINTEL CORP·Filed 2021·Granted Jul 29, 2025·0 cites·20 claims
- 2553US7272736B2Method and system for fast frequency switch for a power throttle in an integrated deviceINTEL CORP·Filed 2004·Granted Sep 18, 2007·2 cites·21 claims
- 2649US12086446B2Memory and storage pool interfacesINTEL CORP·Filed 2020·Granted Sep 10, 2024·0 cites·21 claims
- 2748US12373335B2Memory thin provisioning using memory poolsINTEL CORP·Filed 2019·Granted Jul 29, 2025·0 cites·17 claims
- 2844US9229895B2Multi-core integrated circuit configurable to provide multiple logical domainsCOLEMAN JAMES A·Filed 2012·Granted Jan 5, 2016·0 cites·32 claims
- 2942US2020195520A1Adaptive function execution in a function as a service (faas) architectureINTEL CORP·Filed 2019·Application pending·0 cites
- 3042US2009089514A1Implementing Asynchronous Request for Forcing Dynamic Memory into Self RefreshSRIVASTAVA DURGESH·Filed 2007·Application pending·0 cites
- 3140US2013254491A1Controlling a processor cache using a real-time attributeCOLEMAN JAMES A·Filed 2011·Application pending·0 cites
- 3237US2022004500A1Apparatus, system and method to sample page table entry metadata between page walksINTEL CORP·Filed 2021·Application pending·0 cites
- 3337US2022012209A1Apparatus, system and method to sample page table entry metadata between page walksINTEL CORP·Filed 2021·Application pending·0 cites
- 3436US2010058109A1Disabling portions of memory with defectsCHANG TSUNG-YUNG JONATHAN·Filed 2009·Application pending·0 cites
- 3533US2008010566A1Disabling portions of memory with non-deterministic errorsCHANG TSUNG-YUNG JONATHAN·Filed 2006·Application pending·0 cites
- 3626US7861053B2Supporting un-buffered memory modules on a platform configured for registered memory modulesINTEL CORP·Filed 2007·Granted Dec 28, 2010·0 cites·13 claims
Join the waitlist — get patent alerts
Get an alert when Durgesh Srivastava files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →