Inventor · disambiguated record
Francois Silve
Also filed as: SILVE FRANCOIS
11 granted patents·627 citations·filing 1995–2018
93Inventor score
Technology areasG06F
Top patents by PatentIndex Score
11 records- 0189US6099584ASystem to fix post-layout timing and design rules violationsVSLI TECHNOLOGY INC·Filed 1996·Granted Aug 8, 2000·220 cites·4 claims
- 0283US6836753B1Cone slack allocator for computing time budgetsCADENCE DESIGN SYSTEMS INC·Filed 2001·Granted Dec 28, 2004·37 cites·31 claims
- 0380US10657302B1Route generation and buffer placement for disjointed power domains in an integrated circuitCADENCE DESIGN SYSTEMS INC·Filed 2018·Granted May 19, 2020·5 cites·20 claims
- 0480US5764525AMethod for improving the operation of a circuit through iterative substitutions and performance analyses of datapath cellsVLSI TECHNOLOGY INC·Filed 1995·Granted Jun 9, 1998·96 cites·8 claims
- 0570US5896299AMethod and a system for fixing hold time violations in hierarchical designsVLSI TECHNOLOGY INC·Filed 1995·Granted Apr 20, 1999·62 cites·7 claims
- 0669US5825658AMethod and a system for specifying and automatically analyzing multiple clock timing constraints in a VLSI circuitVLSI TECHNOLOGY INC·Filed 1995·Granted Oct 20, 1998·60 cites·7 claims
- 0765US7810061B2Method and system for creating a useful skew for an electronic circuitCADENCE DESIGN SYSTEMS INC·Filed 2004·Granted Oct 5, 2010·16 cites·41 claims
- 0865US6170080B1Method and system for floorplanning a circuit design at a high level of abstractionVLSI TECHNOLOGY INC·Filed 1997·Granted Jan 2, 2001·57 cites·24 claims
- 0959US6113647AComputer aided design system and method using hierarchical and flat netlist circuit representationsVLSI TECHNOLOGY INC·Filed 1996·Granted Sep 5, 2000·37 cites·8 claims
- 1048US6086621ALogic synthesis constraints allocation automating the concurrent engineering flowsVSLI TECHNOLOGY INC·Filed 1998·Granted Jul 11, 2000·21 cites·8 claims
- 1142US5633803AProcess for the processing of specification data of logic functions of an application-specific integrated circuitVLSI TECHNOLOGY INC·Filed 1995·Granted May 27, 1997·16 cites·7 claims
Join the waitlist — get patent alerts
Get an alert when Francois Silve files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →