Inventor · disambiguated record
Gevorg Torjyan
Also filed as: TORJYAN GEVORG
17 granted patents·407 citations·filing 2001–2019
95Inventor score
Top patents by PatentIndex Score
17 records- 0197US10254968B1Hybrid memory device for lookup operationsFIRQUEST LLC·Filed 2016·Granted Apr 9, 2019·68 cites·19 claims
- 0296US9424366B1Reducing power consumption in ternary content addressable memory (TCAM)MARVELL INT LTD·Filed 2014·Granted Aug 23, 2016·29 cites·18 claims
- 0396US9262312B1Apparatus and methods to compress data in a network device and perform content addressable memory (CAM) processingMARVELL INT LTD·Filed 2013·Granted Feb 16, 2016·37 cites·18 claims
- 0494US10007615B1Methods and apparatus for performing fast cachingMARVELL INT LTD·Filed 2016·Granted Jun 26, 2018·13 cites·12 claims
- 0593US7415640B1Methods and apparatuses that reduce the size of a repair data container for repairable memoriesVIRAGE LOGIC CORP·Filed 2003·Granted Aug 19, 2008·86 cites·35 claims
- 0692US9306851B1Apparatus and methods to store data in a network device and perform longest prefix match (LPM) processingMARVELL INT LTD·Filed 2013·Granted Apr 5, 2016·20 cites·17 claims
- 0789US9639501B1Apparatus and methods to compress data in a network device and perform ternary content addressable memory (TCAM) processingFIRQUEST LLC·Filed 2013·Granted May 2, 2017·11 cites·18 claims
- 0889US7127647B1Apparatus, method, and system to allocate redundant componentsVIRAGE LOGIC CORP·Filed 2001·Granted Oct 24, 2006·45 cites·35 claims
- 0986US7290186B1Method and apparatus for a command based bist for testing memoriesVIRAGE LOGIC CORP·Filed 2003·Granted Oct 30, 2007·45 cites·25 claims
- 1081US7149921B1Apparatus, method, and system to allocate redundant components with subsets of the redundant componentsVIRAGE LOGIC CORP·Filed 2002·Granted Dec 12, 2006·26 cites·25 claims
- 1180US9336342B2Memory hard macro partition optimization for testing embedded memoriesZORIAN YERVANT·Filed 2011·Granted May 10, 2016·9 cites·9 claims
- 1276US7898882B2Architecture, system and method for compressing repair data in an integrated circuit (IC) designSYNOPSYS INC·Filed 2007·Granted Mar 1, 2011·9 cites·15 claims
- 1372US9367645B1Network device architecture to support algorithmic content addressable memory (CAM) processingMARVELL INT LTD·Filed 2013·Granted Jun 14, 2016·3 cites·20 claims
- 1467US9576663B1Multi-port memoryMARVELL INT LTD·Filed 2016·Granted Feb 21, 2017·2 cites·21 claims
- 1567US8295108B2Architecture, system and method for compressing repair data in an integrated circuit (IC) designDARBINYAN KAREN·Filed 2011·Granted Oct 23, 2012·4 cites·17 claims
- 1657US10732851B2Hybrid memory device for lookup operationsFIRQUEST LLC·Filed 2019·Granted Aug 4, 2020·0 cites·15 claims
- 1749US9355066B1Accelerated calculation of array statisticsMARVELL INT LTD·Filed 2013·Granted May 31, 2016·0 cites·12 claims
Join the waitlist — get patent alerts
Get an alert when Gevorg Torjyan files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →