Inventor · disambiguated record
Han-Rei Ma
Also filed as: MA HAN-REI
19 granted patents·2 pending applications·499 citations·filing 2002–2013
96Inventor score
Top patents by PatentIndex Score
21 records- 0198US6862223B1Monolithic, combo nonvolatile memory allowing byte, page and block write with no disturb and divided-well in the cell array using a unified cell structure and technology with a new scheme of decoder and layoutAPLUS FLASH TECHNOLOGY INC·Filed 2002·Granted Mar 1, 2005·130 cites·28 claims
- 0297US7102929B2Monolithic, combo nonvolatile memory allowing byte, page and block write with no disturb and divided-well in the cell array using a unified cell structure and technology with a new scheme of decoder and layoutAPLUS FLASH TECHNOLOGY INC·Filed 2005·Granted Sep 5, 2006·51 cites·5 claims
- 0395US7110302B2Monolithic, combo nonvolatile memory allowing byte, page and block write with no disturb and divided-well in the cell array using a unified cell structure and technology with a new scheme of decoder and layoutAPLUS FLASH TECHNOLOGY INC·Filed 2005·Granted Sep 19, 2006·25 cites·52 claims
- 0495US7075826B2Monolithic, combo nonvolatile memory allowing byte, page and block write with no disturb and divided-well in the cell array using a unified cell structure and technology with a new scheme of decoder and layoutAPLUS FLASH TECHNOLOGY INC·Filed 2005·Granted Jul 11, 2006·28 cites·8 claims
- 0595US6850438B2Combination nonvolatile memory using unified technology with byte, page and block write and simultaneous read and write operationsAPLUS FLASH TECHNOLOGY INC·Filed 2003·Granted Feb 1, 2005·75 cites·23 claims
- 0693US7324384B2Monolithic, combo nonvolatile memory allowing byte, page and block write with no disturb and divided-well in the cell array using a unified cell structure and technology with a new scheme of decoder and layoutAPLUS FLASH TECHNOLOGY INC·Filed 2006·Granted Jan 29, 2008·18 cites·20 claims
- 0791US7636252B2Nonvolatile memory with a unified cell structureLEE PETER W·Filed 2006·Granted Dec 22, 2009·17 cites·20 claims
- 0891US7289366B2Monolithic, combo nonvolatile memory allowing byte, page and block write with no disturb and divided-well in the cell array using a unified cell structure and technology with a new scheme of decoder and layoutAPLUS FLASH TECHNOLOGY INC·Filed 2006·Granted Oct 30, 2007·19 cites·40 claims
- 0991US7120064B2Monolithic, combo nonvolatile memory allowing byte, page and block write with no disturb and divided-well in the cell array using a unified cell structure and technology with a new scheme of decoder and layoutAPLUS FLASH TECHNOLOGY INC·Filed 2005·Granted Oct 10, 2006·15 cites·20 claims
- 1090US8455923B2Embedded NOR flash memory process with NAND cell and true logic compatible low voltage deviceLEE PETER WUNG·Filed 2011·Granted Jun 4, 2013·10 cites·66 claims
- 1190US7283401B2Monolithic, combo nonvolatile memory allowing byte, page and block write with no disturb and divided-well in the cell array using a unified cell structure and technology with a new scheme of decoder and layoutAPLUS FLASH TECHNOLOGY INC·Filed 2006·Granted Oct 16, 2007·17 cites·10 claims
- 1287US7064978B2Monolithic, combo nonvolatile memory allowing byte, page and block write with no disturb and divided-well in the cell array using a unified cell structure and technology with a new scheme of decoder and layoutAPLUS FLASH TECHNOLOGY INC·Filed 2003·Granted Jun 20, 2006·33 cites·10 claims
- 1386US7372736B2Monolithic, combo nonvolatile memory allowing byte, page and block write with no disturb and divided-well in the cell array using a unified cell structure and technology with a new scheme of decoder and layoutAPLUS FLASH TECHNOLOGY INC·Filed 2006·Granted May 13, 2008·13 cites·13 claims
- 1483US7154783B2Combination nonvolatile memory using unified technology with byte, page and block write and simultaneous read and write operationsAPLUS FLASH TECHNOLOGY INC·Filed 2004·Granted Dec 26, 2006·21 cites·3 claims
- 1581US7349257B2Combination nonvolatile memory using unified technology with byte, page and block write and simultaneous read and write operationsAPLUS FLASH TECHNOLOGY INC·Filed 2006·Granted Mar 25, 2008·8 cites·4 claims
- 1674US7149120B2Combination nonvolatile memory using unified technology with byte, page and block write and simultaneous read and write operationsAPLUS FLASH TECHNOLOGY INC·Filed 2004·Granted Dec 12, 2006·13 cites·12 claims
- 1771US8237212B2Nonvolatile memory with a unified cell structureLEE PETER W·Filed 2011·Granted Aug 7, 2012·2 cites·20 claims
- 1869US7339824B2Combination nonvolatile memory using unified technology with byte, page and block write and simultaneous read and write operationsAPLUS FLASH TECHNOLOGY INC·Filed 2006·Granted Mar 4, 2008·4 cites·10 claims
- 1949US2013267067A1Embedded NOR Flash Memory Process with NAND Cell and True Logic Compatible Low Voltage DeviceAPLUS FLASH TECHNOLOGY INC·Filed 2013·Application pending·0 cites
- 2040US2007133289A1NAND-type flash memory device with high voltage PMOS and embedded poly and methods of fabricating the sameAPLUS FLASH TECHNOLOGY INC·Filed 2006·Application pending·0 cites
- 2139US7915092B2Nonvolatile memory with a unified cell structureABEDNEJA ASSETS AG L L C·Filed 2007·Granted Mar 29, 2011·0 cites·20 claims
Join the waitlist — get patent alerts
Get an alert when Han-Rei Ma files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →