Inventor · disambiguated record
Herve Cassagnes
Also filed as: CASSAGNES HERVE
3 granted patents·2 pending applications·2 citations·filing 2001–2024
50Inventor score
Top patents by PatentIndex Score
5 records- 0152US2025208679A1Integrated circuit including at least two power supply domains capable of being placed in a retention state, and corresponding interlinked method of power managementST MICROELECTRONICS INT NV·Filed 2024·Application pending·0 cites
- 0249US12222885B2Method for transferring data between a first digital domain and a second digital domain, and corresponding system on a chipST MICROELECTRONICS ROUSSET·Filed 2023·Granted Feb 11, 2025·0 cites·24 claims
- 0344US11550377B2Integrated circuit, method for resetting and computer program productST MICROELECTRONICS ROUSSET·Filed 2021·Granted Jan 10, 2023·0 cites·19 claims
- 0443US7319722B2Circuit for the decoding of biphase signalsST MICROELECTRONICS SA·Filed 2001·Granted Jan 15, 2008·2 cites·19 claims
- 0540US2022179810A1Method for managing the operation of a system on chip, for example a microcontroller, and corresponding system on chipST MICROELECTRONICS ROUSSET·Filed 2021·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Herve Cassagnes files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →