Inventor · disambiguated record
Hsiu-Ying Cho
Also filed as: CHO HSIU-YING
22 granted patents·4 pending applications·80 citations·filing 2009–2025
94Inventor score
Top patents by PatentIndex Score
26 records- 0191US8836078B2Vertically oriented inductor within interconnect structures and capacitor structure thereofCHO HSIU-YING·Filed 2011·Granted Sep 16, 2014·12 cites·17 claims
- 0289US8759893B2Horizontal interdigitated capacitor structure with viasCHO HSIU-YING·Filed 2011·Granted Jun 24, 2014·12 cites·21 claims
- 0389US8675368B2Vertically oriented semiconductor device and shielding structure thereofCHO HSIU-YING·Filed 2011·Granted Mar 18, 2014·10 cites·20 claims
- 0487US8405482B2Integrated circuits including inductorsCHO HSIU-YING·Filed 2011·Granted Mar 26, 2013·8 cites·20 claims
- 0586US8809956B2Vertically oriented semiconductor device and shielding structure thereofCHO HSIU-YING·Filed 2011·Granted Aug 19, 2014·6 cites·18 claims
- 0679US9406604B2Vertically oriented semiconductor device and shielding structure thereofTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2014·Granted Aug 2, 2016·3 cites·20 claims
- 0778US8791784B2Vertically oriented semiconductor device and shielding structure thereofCHO HSIU-YING·Filed 2011·Granted Jul 29, 2014·5 cites·19 claims
- 0876US2025323185A1Transmission line structure with protruding sub-lines and dielectric material zones for rf signalTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2025·Application pending·0 cites
- 0975US2024379592A1Transmission Line Structures for Three-Dimensional Integrated Circuit and the Methods ThereofTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2024·Application pending·0 cites
- 1074US9224800B2Planar interdigitated capacitor structures and methods of forming the sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2013·Granted Dec 29, 2015·3 cites·22 claims
- 1174US8618826B2Method and apparatus for de-embeddingCHO HSIU-YING·Filed 2011·Granted Dec 31, 2013·3 cites·20 claims
- 1272US12100675B2Transmission line structures for three-dimensional integrated circuit and the methods thereofTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2022·Granted Sep 24, 2024·0 cites·20 claims
- 1372US8436626B2Cascaded-based de-embedding methodologyCHO HSIU-YING·Filed 2009·Granted May 7, 2013·6 cites·20 claims
- 1471US9508480B2Vertical slow-wave symmetric inductor structure for semiconductor devicesCHO HSIU-YING·Filed 2011·Granted Nov 29, 2016·3 cites·18 claims
- 1571US9111689B2Vertical interdigitated semiconductor capacitorCHO HSIU-YING·Filed 2011·Granted Aug 18, 2015·3 cites·20 claims
- 1671US8274343B2Stacked coplanar waveguides having signal and ground lines extending through plural layersCHO HSIU-YING·Filed 2011·Granted Sep 25, 2012·2 cites·19 claims
- 1766US9841458B2Method for de-embedding a device-under-testTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2015·Granted Dec 12, 2017·1 cites·20 claims
- 1866US9147020B2Transmission line characterization using EM calibrationCHO HSIU-YING·Filed 2011·Granted Sep 29, 2015·2 cites·20 claims
- 1965US12394734B2Transmission line structure with protruding sub-lines and dielectric zones for RF signalTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2022·Granted Aug 19, 2025·0 cites·20 claims
- 2064US9324605B2Method of fabricating a vertically oriented inductor within interconnect structures and capacitor structure thereofTAIWAN SEMICONDUCTOR MFG·Filed 2014·Granted Apr 26, 2016·1 cites·19 claims
- 2162US12327804B2Semiconductor device and manufacturing method thereofTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2022·Granted Jun 10, 2025·0 cites·20 claims
- 2252US8951812B2Vertically oriented semiconductor device and shielding structure thereofTAIWAN SEMICONDUCTOR MFG·Filed 2014·Granted Feb 10, 2015·0 cites·16 claims
- 2350US9412805B2Integrated circuits including inductorsTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2013·Granted Aug 9, 2016·0 cites·16 claims
- 2448US2013093451A1Method and apparatus for de-embeddingCHO HSIU-YING·Filed 2011·Application pending·0 cites
- 2548US2013334657A1Planar interdigitated capacitor structures and methods of forming the sameCHO HSIU-YING·Filed 2012·Application pending·0 cites
- 2640US9143101B2MOS transconductance gain boosting techniques in millimeter-wave rangeCHO HSIU-YING·Filed 2012·Granted Sep 22, 2015·0 cites·15 claims
Join the waitlist — get patent alerts
Get an alert when Hsiu-Ying Cho files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →