Inventor · disambiguated record
Hung-Yi Liu
Also filed as: LIU HUNG-YI
12 granted patents·2 pending applications·39 citations·filing 2009–2022
88Inventor score
Top patents by PatentIndex Score
14 records- 0189US10083268B2Scheduling simultaneous optimization of multiple very-large-scale-integration designsIBM·Filed 2016·Granted Sep 25, 2018·6 cites·20 claims
- 0289US8307321B2Method for dummy metal and dummy via insertionLIU HUNG-YI·Filed 2010·Granted Nov 6, 2012·15 cites·18 claims
- 0386US9600623B1Scheduling simultaneous optimization of multiple very-large-scale-integration designsIBM·Filed 2015·Granted Mar 21, 2017·5 cites·20 claims
- 0484US9934344B2Enhanced parameter tuning for very-large-scale integration synthesisIBM·Filed 2016·Granted Apr 3, 2018·3 cites·14 claims
- 0580US10002221B2Enhanced parameter tuning for very-large-scale integration synthesisIBM·Filed 2017·Granted Jun 19, 2018·2 cites·20 claims
- 0672US9111065B2Method for dummy metal and dummy via insertionTAIWAN SEMICONDUCTOR MFG·Filed 2014·Granted Aug 18, 2015·2 cites·20 claims
- 0771US8661395B2Method for dummy metal and dummy via insertionTAIWAN SEMICONDUCTOR MFG·Filed 2012·Granted Feb 25, 2014·2 cites·20 claims
- 0870US9619602B2Enhanced parameter tuning for very-large-scale integration synthesisIBM·Filed 2015·Granted Apr 11, 2017·1 cites·12 claims
- 0968US8504965B2Method for non-shrinkable IP integrationLIU HUNG-YI·Filed 2010·Granted Aug 6, 2013·3 cites·20 claims
- 1059US10789400B2Scheduling simultaneous optimization of multiple very-large-scale-integration designsIBM·Filed 2018·Granted Sep 29, 2020·0 cites·20 claims
- 1158US9582627B2Enhanced parameter tuning for very-large-scale integration synthesisIBM·Filed 2014·Granted Feb 28, 2017·0 cites·8 claims
- 1257US2025009931A1Films formed from self-assembling peptide hydrogelsGEL4MED INC·Filed 2022·Application pending·0 cites
- 1353US2024269067A1Topical and parenteral use and administration of self-assembling amphiphilic peptide hydrogelsGEL4MED INC·Filed 2021·Application pending·0 cites
- 1442US8239802B2Robust method for integration of bump cells in semiconductor device designLIU HUNG-YI·Filed 2009·Granted Aug 7, 2012·0 cites·23 claims
Join the waitlist — get patent alerts
Get an alert when Hung-Yi Liu files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →