Inventor · disambiguated record
Jay R. Herring
Also filed as: HERRING JAY R · HERRING JAY ROBERT · RASH LEGAL REPRESENTATIVE KAREN F
34 granted patents·2 pending applications·587 citations·filing 1996–2012
97Inventor score
Top patents by PatentIndex Score
36 records- 0196US6826123B1Global recovery for time of day synchronizationIBM·Filed 2003·Granted Nov 30, 2004·50 cites·1 claims
- 0291US7187688B2Priority arbitration mechanismIBM·Filed 2002·Granted Mar 6, 2007·82 cites·5 claims
- 0390US8799702B2Cable redundancy and failover for multi-lane PCI express IO interconnectionsIBM·Filed 2012·Granted Aug 5, 2014·12 cites·6 claims
- 0490US7058866B2Method and system for an on-chip AC self-test controllerIBM·Filed 2002·Granted Jun 6, 2006·43 cites·19 claims
- 0585US8677176B2Cable redundancy and failover for multi-lane PCI express IO interconnectionsBUCKLAND PATRICK A·Filed 2010·Granted Mar 18, 2014·9 cites·14 claims
- 0685US8645746B2Cable redundancy and failover for multi-lane PCI express IO interconnectionsBUCKLAND PATRICK A·Filed 2010·Granted Feb 4, 2014·9 cites·16 claims
- 0784US8645747B2Cable redundancy and failover for multi-lane PCI express IO interconnectionsIBM·Filed 2012·Granted Feb 4, 2014·6 cites·7 claims
- 0880US7792098B2Method for actively managing central queue buffer allocationIBM·Filed 2008·Granted Sep 7, 2010·8 cites·11 claims
- 0980US7774554B2System and method for intelligent software-controlled cache injectionIBM·Filed 2007·Granted Aug 10, 2010·10 cites·20 claims
- 1078US7668923B2Master-slave adapterIBM·Filed 2003·Granted Feb 23, 2010·32 cites·20 claims
- 1177US6373262B1Method and apparatus for testing a signal lineIBM·Filed 2000·Granted Apr 16, 2002·30 cites·15 claims
- 1275US7145837B2Global recovery for time of day synchronizationIBM·Filed 2004·Granted Dec 5, 2006·21 cites·13 claims
- 1374US7408875B2System and program product for actively managing central queue buffer allocationIBM·Filed 2004·Granted Aug 5, 2008·18 cites·23 claims
- 1474US6542502B1Multicasting using a wormhole routing switching elementIBM·Filed 1996·Granted Apr 1, 2003·94 cites·17 claims
- 1572US7539772B2Method for facilitating forwarding of data packets through a node of a data transfer network using multiple types of forwarding tablesLNTERNAT BUSINESS MACHINES COR·Filed 2007·Granted May 26, 2009·4 cites·8 claims
- 1671US7272764B2Method, system, and program product for boundary I/O testing employing a logic built-in self-test of an integrated circuitIBM·Filed 2004·Granted Sep 18, 2007·13 cites·18 claims
- 1769US6618815B1Accurate distributed system time of dayIBM·Filed 2000·Granted Sep 9, 2003·15 cites·37 claims
- 1867US7925728B2Facilitating detection of hardware service actionsIBM·Filed 2005·Granted Apr 12, 2011·4 cites·12 claims
- 1967US7409614B2Method, system and program product for boundary I/O testing employing a logic built-in self-test of an integrated circuitIBM·Filed 2007·Granted Aug 5, 2008·4 cites·14 claims
- 2066US7619993B2Efficient probabilistic duplicate packet detector in computer networksIBM·Filed 2005·Granted Nov 17, 2009·3 cites·24 claims
- 2165US7308505B2Method, system and program product for facilitating forwarding of data packets through a node of a data transfer network using multiple types of forwarding tablesIBM·Filed 2003·Granted Dec 11, 2007·7 cites·12 claims
- 2263US6606326B1Packet switch employing dynamic transfer of data packet from central shared queue path to cross-point switching matrix pathIBM·Filed 1999·Granted Aug 12, 2003·48 cites·22 claims
- 2359US7573810B2Avoiding deadlocks in performing failovers in communications environmentsIBM·Filed 2005·Granted Aug 11, 2009·1 cites·20 claims
- 2457US7272761B2Method, system, and program product for controlling test data of a logic built-in self-test of an integrated circuitIBM·Filed 2004·Granted Sep 18, 2007·6 cites·16 claims
- 2557US5925107AVerifying a time-of-day counterIBM·Filed 1997·Granted Jul 20, 1999·33 cites·10 claims
- 2655US8031639B2Efficient probabilistic duplicate packet detector in computer networksIBM·Filed 2009·Granted Oct 4, 2011·0 cites·20 claims
- 2754US7409613B2Simultaneous AC logic self-test of multiple clock domainsIBM·Filed 2004·Granted Aug 5, 2008·7 cites·6 claims
- 2853US7774496B2System and program product for facilitating forwarding of data packets through a node of a data transfer network using multiple types of forwarding tablesIBM·Filed 2007·Granted Aug 10, 2010·0 cites·12 claims
- 2953US6381643B1Mechanism and procedure for detecting switch mis-cablingIBM·Filed 1999·Granted Apr 30, 2002·14 cites·18 claims
- 3051US7430698B2Method and system for an on-chip AC self-test controllerIBM·Filed 2005·Granted Sep 30, 2008·1 cites·10 claims
- 3146US7596734B2On-Chip AC self-test controllerIBM·Filed 2008·Granted Sep 29, 2009·0 cites·17 claims
- 3244US7412638B2Method, system, and program product for controlling test data of a logic built-in self-test of an integrated circuitIBM·Filed 2007·Granted Aug 12, 2008·0 cites·15 claims
- 3343US7146587B2Scalable logic self-test configuration for multiple chipsIBM·Filed 2004·Granted Dec 5, 2006·2 cites·20 claims
- 3443US2007253426A1Reliable global broadcasting in a multistage networkIBM·Filed 2006·Application pending·0 cites
- 3540US2006268725A1Operating network managers in verification mode to facilitate error handling of communications networksIBM·Filed 2005·Application pending·0 cites
- 3630US6003091AVerifying a time-of-day counterIBM·Filed 1997·Granted Dec 14, 1999·1 cites·20 claims
Join the waitlist — get patent alerts
Get an alert when Jay R. Herring files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →