Inventor · disambiguated record
John V. Arthur
Also filed as: ARTHUR JOHN V · ARTHUR JOHN VERNON
86 granted patents·7 pending applications·566 citations·filing 2010–2022
99Inventor score
Files withIBM84ARTHUR JOHN V5AKOPYAN FILIPP2ALCAREZ-ICAZA RIVERA RODRIGO1ALVAREZ-ICAZA RIVERA RODRIGO1
Top patents by PatentIndex Score
93 records- 0197US10621489B2Massively parallel neural inference computing elementsIBM·Filed 2018·Granted Apr 14, 2020·30 cites·33 claims
- 0296US9466022B2Hardware architecture for simulating a neural network of neuronsIBM·Filed 2015·Granted Oct 11, 2016·21 cites·20 claims
- 0396US8812414B2Low-power event-driven neural computing architecture in neural networksARTHUR JOHN V·Filed 2011·Granted Aug 19, 2014·74 cites·25 claims
- 0495US9244124B2Initializing and testing integrated circuits with selectable scan chains with exclusive-or outputsIBM·Filed 2014·Granted Jan 26, 2016·12 cites·20 claims
- 0595US8909576B2Neuromorphic event-driven neural computing architecture in a scalable neural networkAKOPYAN FILIPP·Filed 2011·Granted Dec 9, 2014·56 cites·12 claims
- 0694US8990130B2Consolidating multiple neurosynaptic cores into one memoryIBM·Filed 2012·Granted Mar 24, 2015·42 cites·25 claims
- 0793US9818058B2Time-division multiplexed neurosynaptic module with implicit memory addressing for implementing a universal substrate of adaptationIBM·Filed 2016·Granted Nov 14, 2017·13 cites·15 claims
- 0893US9160617B2Faulty core recovery mechanisms for a three-dimensional network on a processor arrayIBM·Filed 2012·Granted Oct 13, 2015·16 cites·25 claims
- 0991US9992057B2Yield tolerance in a neurosynaptic systemIBM·Filed 2014·Granted Jun 5, 2018·12 cites·20 claims
- 1090US9159020B2Multiplexing physical neurons to optimize power and areaALCAREZ-ICAZA RIVERA RODRIGO·Filed 2012·Granted Oct 13, 2015·44 cites·23 claims
- 1188US9373073B2Time-division multiplexed neurosynaptic module with implicit memory addressing for implementing a universal substrate of adaptationIBM·Filed 2012·Granted Jun 21, 2016·20 cites·31 claims
- 1287US9984324B2Dual deterministic and stochastic neurosynaptic core circuitIBM·Filed 2016·Granted May 29, 2018·6 cites·14 claims
- 1387US9269044B2Neuromorphic event-driven neural computing architecture in a scalable neural networkAKOPYAN FILIPP·Filed 2012·Granted Feb 23, 2016·16 cites·20 claims
- 1487US8473439B2Integrate and fire electronic neuronsARTHUR JOHN V·Filed 2010·Granted Jun 25, 2013·20 cites·25 claims
- 1586US10454759B2Yield tolerance in a neurosynaptic systemIBM·Filed 2018·Granted Oct 22, 2019·3 cites·18 claims
- 1686US9940302B2Interconnect circuits at three dimensional (3-D) bonding interfaces of a processor arrayIBM·Filed 2016·Granted Apr 10, 2018·4 cites·20 claims
- 1786US8990616B2Final faulty core recovery mechanisms for a two-dimensional network on a processor arrayIBM·Filed 2012·Granted Mar 24, 2015·9 cites·25 claims
- 1885US9588937B2Array of processor core circuits with reversible tiersIBM·Filed 2013·Granted Mar 7, 2017·7 cites·20 claims
- 1985US9053429B2Mapping neural dynamics of a neural model on to a coarsely grained look-up tableIBM·Filed 2012·Granted Jun 9, 2015·12 cites·22 claims
- 2084US9852006B2Consolidating multiple neurosynaptic core circuits into one reconfigurable memory block maintaining neuronal information for the core circuitsIBM·Filed 2014·Granted Dec 26, 2017·15 cites·20 claims
- 2184US9218564B2Providing transposable access to a synapse array using a recursive array layoutARTHUR JOHN V·Filed 2012·Granted Dec 22, 2015·12 cites·20 claims
- 2284US9087301B2Hardware architecture for simulating a neural network of neuronsIBM·Filed 2012·Granted Jul 21, 2015·11 cites·27 claims
- 2383US9239984B2Time-division multiplexed neurosynaptic module with implicit memory addressing for implementing a neural networkIBM·Filed 2012·Granted Jan 19, 2016·11 cites·20 claims
- 2482US10452540B2Memory-mapped interface for message passing computing systemsIBM·Filed 2017·Granted Oct 22, 2019·4 cites·27 claims
- 2581US10282658B2Hardware architecture for simulating a neural network of neuronsIBM·Filed 2016·Granted May 7, 2019·3 cites·15 claims
- 2681US9189729B2Scalable neural hardware for the noisy-OR model of Bayesian networksARTHUR JOHN V·Filed 2012·Granted Nov 17, 2015·10 cites·20 claims
- 2781US8918351B2Providing transposable access to a synapse array using column aggregationARTHUR JOHN V·Filed 2012·Granted Dec 23, 2014·6 cites·9 claims
- 2880US10831595B1Performing error detection during deterministic program executionIBM·Filed 2019·Granted Nov 10, 2020·2 cites·20 claims
- 2980US9563841B2Globally asynchronous and locally synchronous (GALS) neuromorphic networkALVAREZ-ICAZA RIVERA RODRIGO·Filed 2012·Granted Feb 7, 2017·12 cites·20 claims
- 3079US12406186B2Conflict-free, stall-free, broadcast network on chipIBM·Filed 2020·Granted Sep 2, 2025·1 cites·21 claims
- 3179US10331998B2Time-division multiplexed neurosynaptic module with implicit memory addressing for implementing a neural networkIBM·Filed 2015·Granted Jun 25, 2019·3 cites·15 claims
- 3279US9747545B2Self-timed, event-driven neurosynaptic core controllerIBM·Filed 2014·Granted Aug 29, 2017·9 cites·18 claims
- 3378US11537859B2Flexible precision neural inference processing unitIBM·Filed 2019·Granted Dec 27, 2022·3 cites·20 claims
- 3477US10504021B2Neuromorphic event-driven neural computing architecture in a scalable neural networkIBM·Filed 2016·Granted Dec 10, 2019·2 cites·20 claims
- 3577US9924490B2Scaling multi-core neurosynaptic networks across chip boundariesIBM·Filed 2013·Granted Mar 20, 2018·7 cites·20 claims
- 3676US11521085B2Neural network weight distribution from a grid of memory elementsIBM·Filed 2020·Granted Dec 6, 2022·1 cites·24 claims
- 3776US10785745B2Scaling multi-core neurosynaptic networks across chip boundariesIBM·Filed 2017·Granted Sep 22, 2020·2 cites·18 claims
- 3875US11501140B2Runtime reconfigurable neural network processor coreIBM·Filed 2018·Granted Nov 15, 2022·2 cites·21 claims
- 3975US9558443B2Dual deterministic and stochastic neurosynaptic core circuitIBM·Filed 2013·Granted Jan 31, 2017·6 cites·20 claims
- 4075US9424284B2Mapping neural dynamics of a neural model on to a coarsely grained look-up tableIBM·Filed 2015·Granted Aug 23, 2016·2 cites·17 claims
- 4174US12056598B2Runtime reconfigurable neural network processor coreIBM·Filed 2022·Granted Aug 6, 2024·0 cites·24 claims
- 4274US11270196B2Multi-mode low-precision inner-product computation circuits for massively parallel neural inference engineIBM·Filed 2019·Granted Mar 8, 2022·2 cites·20 claims
- 4373US10713561B2Multiplexing physical neurons to optimize power and areaIBM·Filed 2015·Granted Jul 14, 2020·2 cites·18 claims
- 4472US12387082B2Scheduler for mapping neural networks onto an array of neural cores in an inference processing unitIBM·Filed 2018·Granted Aug 12, 2025·2 cites·25 claims
- 4572US10410109B2Peripheral device interconnections for neurosynaptic systemsIBM·Filed 2014·Granted Sep 10, 2019·5 cites·20 claims
- 4670US9886662B2Converting spike event data to digital numeric dataIBM·Filed 2014·Granted Feb 6, 2018·4 cites·20 claims
- 4768US10769519B2Converting digital numeric data to spike event dataIBM·Filed 2017·Granted Sep 8, 2020·1 cites·20 claims
- 4867US11238347B2Data distribution in an array of neural network coresIBM·Filed 2018·Granted Feb 1, 2022·1 cites·25 claims
- 4966US12182687B2Data representation for dynamic precision in neural network coresIBM·Filed 2018·Granted Dec 31, 2024·1 cites·22 claims
- 5066US10102474B2Event-based neural network with hierarchical addressing for routing event packets between core circuits of the neural networkIBM·Filed 2014·Granted Oct 16, 2018·3 cites·20 claims
Showing the top 50 of 93 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when John V. Arthur files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →