Inventor · disambiguated record
Kha Nguyen
Also filed as: NGUYEN KHA · NGUYEN KHA H · NGUYEN KHA HONG
50 granted patents·10 pending applications·565 citations·filing 1993–2025
98Inventor score
Files withMARVELL INT LTD13SILICON STORAGE TECH INC13AMPERE COMPUTING LLC11UNISYS CORP7NGUYEN HUY TU4
Top patents by PatentIndex Score
60 records- 0193US7613209B1System and method for egress packet markingEXTREME NETWORKS INC·Filed 2004·Granted Nov 3, 2009·91 cites·21 claims
- 0291US11087207B2Decoders for analog neural memory in deep learning artificial neural networkSILICON STORAGE TECH INC·Filed 2018·Granted Aug 10, 2021·9 cites·36 claims
- 0390US6826650B1Disk controller configured to perform out of order execution of write operationsQLOGIC CORP·Filed 2000·Granted Nov 30, 2004·58 cites·1 claims
- 0489US7849259B1Disk controller response handler for write commandsMARVELL INT LTD·Filed 2008·Granted Dec 7, 2010·23 cites·14 claims
- 0588US7814271B2Disk controller configured to perform out of order execution of write operationsMARVELL WORLD TRADE LTD·Filed 2008·Granted Oct 12, 2010·6 cites·18 claims
- 0688US7613887B1System and method for managing a memory storage deviceMARVELL INT LTD·Filed 2006·Granted Nov 3, 2009·7 cites·45 claims
- 0788US7484037B2Disk controller configured to perform out of order execution of write operationsMARVELL INT LTD·Filed 2006·Granted Jan 27, 2009·7 cites·9 claims
- 0887US8271701B1Concurrent input/output control and integrated error management in FIFONGUYEN HUY TU·Filed 2011·Granted Sep 18, 2012·10 cites·24 claims
- 0986US11423979B2Decoding system and physical layout for analog neural memory in deep learning artificial neural networkSILICON STORAGE TECH INC·Filed 2019·Granted Aug 23, 2022·5 cites·6 claims
- 1085US8156415B1Method and system for command queuing in disk drivesNGUYEN HUY TU·Filed 2008·Granted Apr 10, 2012·14 cites·24 claims
- 1183US8127089B1Hard disk controller which coordinates transmission of buffered data with a hostNGUYEN HUY·Filed 2008·Granted Feb 28, 2012·11 cites·15 claims
- 1283US7836230B1Managing multiple host requests in queued commands that corresponds to receipt of stored acknowledgement commands from the hostMARVELL INT LTD·Filed 2008·Granted Nov 16, 2010·13 cites·16 claims
- 1382US10847227B2Charge pump for use in non-volatile flash memory devicesSILICON STORAGE TECH INC·Filed 2018·Granted Nov 24, 2020·3 cites·24 claims
- 1482US8566652B1Command queuing in disk drivesNGUYEN HUY TU·Filed 2012·Granted Oct 22, 2013·6 cites·20 claims
- 1581US7949838B1System and method for managing a memory storage deviceMARVELL INT LTD·Filed 2009·Granted May 24, 2011·3 cites·14 claims
- 1679US9021147B1Command queuing in disk drivesMARVELL INT LTD·Filed 2013·Granted Apr 28, 2015·4 cites·20 claims
- 1779US5386517ADual bus communication system connecting multiple processors to multiple I/O subsystems having a plurality of I/O devices with varying transfer speedsUNISYS CORP·Filed 1993·Granted Jan 31, 1995·89 cites·12 claims
- 1878US12248870B2Neural network deviceSILICON STORAGE TECH INC·Filed 2023·Granted Mar 11, 2025·0 cites·8 claims
- 1978US2025356019A1Method and system for patching a boot processAMPERE COMPUTING LLC·Filed 2025·Application pending·0 cites
- 2075US7453874B1Method and system for incrementally updating a checksum in a network data packetEXTREME NETWORKS INC·Filed 2004·Granted Nov 18, 2008·19 cites·23 claims
- 2174US12237011B2Read and programming decoding system for analog neural memorySILICON STORAGE TECH INC·Filed 2022·Granted Feb 25, 2025·0 cites·6 claims
- 2274US2025174271A1Vector-by-matrix mutiplication array comprising control gate lines perpendicular to word linesSILICON STORAGE TECH INC·Filed 2025·Application pending·0 cites
- 2373US11354562B2Programmable neuron for analog non-volatile memory in deep learning artificial neural networkSILICON STORAGE TECH INC·Filed 2018·Granted Jun 7, 2022·2 cites·39 claims
- 2471US12099921B2Decoders for analog neural memory in deep learning artificial neural networkSILICON STORAGE TECH INC·Filed 2021·Granted Sep 24, 2024·0 cites·17 claims
- 2570US12241932B2Method and system for testing semiconductor circuitsAMPERE COMPUTING LLC·Filed 2022·Granted Mar 4, 2025·0 cites·22 claims
- 2670US7953907B1Concurrent input/output control and integrated error management in FIFOMARVELL INT LTD·Filed 2007·Granted May 31, 2011·4 cites·33 claims
- 2770US2024370273A1Multi-socket computing system employing a parallelized boot architecture with partially concurrent processor boot-up operations, and related methodsAMPERE COMPUTING LLC·Filed 2024·Application pending·0 cites
- 2869US8145835B2Disk controller configured to perform out of order execution of write operationsKRANTZ ARIE L·Filed 2010·Granted Mar 27, 2012·2 cites·15 claims
- 2969US2025189580A1Method and system for testing semiconductor circuitsAMPERE COMPUTING LLC·Filed 2025·Application pending·0 cites
- 3068US7103715B2Disk controller configured to perform out of order execution of write operationsMARVELL WORLD TRADE LTD·Filed 2004·Granted Sep 5, 2006·9 cites·26 claims
- 3167US11120881B2Charge pump for use in non-volatile flash memory devicesSILICON STORAGE TECH INC·Filed 2020·Granted Sep 14, 2021·0 cites·6 claims
- 3266US9547556B1Restart operation with logical blocks in queued commandsMARVELL INT LTD·Filed 2014·Granted Jan 17, 2017·1 cites·19 claims
- 3366US8700966B1Restart operation with logical blocks in queued commandsMARVELL INT LTD·Filed 2013·Granted Apr 15, 2014·1 cites·20 claims
- 3464US12380932B2Row decoder and row address scheme in a memory systemSILICON STORAGE TECH INC·Filed 2023·Granted Aug 5, 2025·0 cites·20 claims
- 3564US8412895B1Hard disk controller which coordinates transmission of buffered data with a hostNGUYEN HUY TU·Filed 2012·Granted Apr 2, 2013·1 cites·18 claims
- 3663US5519883AInterbus interface moduleUNISYS CORP·Filed 1993·Granted May 21, 1996·42 cites·15 claims
- 3762US8412998B1Restart operation with logical blocks in queued commandsWONG WILLIAM C·Filed 2009·Granted Apr 2, 2013·2 cites·19 claims
- 3862US2024005004A1Method and system for patching a boot processAMPERE COMPUTING LLC·Filed 2022·Application pending·0 cites
- 3960US12056497B2Multi-socket computing system employing a parallelized boot architecture with partially concurrent processor boot-up operations, and related methodsAMPERE COMPUTING LLC·Filed 2022·Granted Aug 6, 2024·0 cites·25 claims
- 4059US5666515AInformation processing system having multiple modules and a memory on a bus, where any module can lock an addressable portion of the memory by sending retry signals to other modules that try to read at the locked addressUNISYS CORP·Filed 1996·Granted Sep 9, 1997·38 cites·1 claims
- 4156US8850136B1Method and apparatus for coordinating transmission of data between a storage medium and a hostMARVELL INT LTD·Filed 2013·Granted Sep 30, 2014·0 cites·20 claims
- 4255US11507130B2Distributing a global counter value in a multi-socket system-on-chip complexAMPERE COMPUTING LLC·Filed 2021·Granted Nov 22, 2022·0 cites·20 claims
- 4355US5706446AArbitration system for bus requestors with deadlock preventionUNISYS CORP·Filed 1996·Granted Jan 6, 1998·35 cites·2 claims
- 4454US12141587B2Generalized boot operation for disaggregated, multiple (multi-) die computing systems, and related methodsAMPERE COMPUTING LLC·Filed 2022·Granted Nov 12, 2024·0 cites·23 claims
- 4554US8032674B2System and method for controlling buffer memory overflow and underflow conditions in storage controllersMARVELL INT LTD·Filed 2004·Granted Oct 4, 2011·6 cites·10 claims
- 4653US12062397B2Transceiver for providing high voltages for erase or program operations in a non-volatile memory systemSILICON STORAGE TECH INC·Filed 2022·Granted Aug 13, 2024·0 cites·12 claims
- 4752US11568229B2Redundant memory access for rows or columns containing faulty memory cells in analog neural memory in deep learning artificial neural networkSILICON STORAGE TECH INC·Filed 2018·Granted Jan 31, 2023·0 cites·31 claims
- 4852US2025342883A1Resistive random access memory cell arraySILICON STORAGE TECH INC·Filed 2024·Application pending·0 cites
- 4950US7757009B2Storage controllers with dynamic WWN storage modules and methods for managing data and connections between a host and a storage deviceMARVELL INT LTD·Filed 2004·Granted Jul 13, 2010·1 cites·39 claims
- 5049US8769219B2Disk controller configured to perform out of order execution of write operationsKRANTZ ARIE L·Filed 2012·Granted Jul 1, 2014·0 cites·18 claims
Showing the top 50 of 60 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when Kha Nguyen files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →