Inventor · disambiguated record
Loren Blair Reiss
Also filed as: REISS LOREN B · REISS LOREN BLAIR
25 granted patents·1 pending application·806 citations·filing 1996–2020
96Inventor score
Top patents by PatentIndex Score
26 records- 0194US11238204B1Transmitter test with interpolationCADENCE DESIGN SYSTEMS INC·Filed 2020·Granted Feb 1, 2022·4 cites·20 claims
- 0294US11228416B1Clock calibration for data serializerCADENCE DESIGN SYSTEMS INC·Filed 2020·Granted Jan 18, 2022·7 cites·20 claims
- 0390US6571308B1Bridging a host bus to an external bus using a host-bus-to-processor protocol translatorKONINKL PHILIPS ELECTRONICS NV·Filed 2000·Granted May 27, 2003·85 cites·5 claims
- 0487US6144668ASimultaneous cut through and store-and-forward frame support in a network deviceIBM·Filed 1997·Granted Nov 7, 2000·194 cites·25 claims
- 0586US10992449B1Encoding and striping technique for DC balancing in single-ended signalingCADENCE DESIGN SYSTEMS INC·Filed 2020·Granted Apr 27, 2021·2 cites·20 claims
- 0686US9071256B1Method for link resets in a SerDes systemCADENCE DESIGN SYSTEMS INC·Filed 2014·Granted Jun 30, 2015·11 cites·20 claims
- 0786US6052375AHigh speed internetworking traffic scaler and shaperIBM·Filed 1997·Granted Apr 18, 2000·175 cites·26 claims
- 0885US11190331B1Data alignment in physical layer deviceCADENCE DESIGN SYSTEMS INC·Filed 2020·Granted Nov 30, 2021·2 cites·20 claims
- 0985US11165553B1Static clock calibration in physical layer deviceCADENCE DESIGN SYSTEMS INC·Filed 2020·Granted Nov 2, 2021·2 cites·20 claims
- 1082US10069656B1Method for preventing mis-equalizations in decision feedback equalizer based receivers for low loss channelsCADENCE DESIGN SYSTEMS INC·Filed 2017·Granted Sep 4, 2018·4 cites·17 claims
- 1181US6970468B2Method and apparatus for hardware forwarding of LAN frames over ATM networksIBM·Filed 2003·Granted Nov 29, 2005·26 cites·1 claims
- 1279US9940288B1SerDes alignment processCADENCE DESIGN SYSTEMS INC·Filed 2015·Granted Apr 10, 2018·5 cites·18 claims
- 1379US6775763B2Bytecode instruction processor with switch instruction handling logicKONINKL PHILIPS ELECTRONICS NV·Filed 2001·Granted Aug 10, 2004·28 cites·24 claims
- 1476US6658508B1Expansion module with external bus for personal digital assistant and design method thereforKONINKL PHILIPS ELECTRONICS NV·Filed 2000·Granted Dec 2, 2003·32 cites·13 claims
- 1575US11133793B1Phase interpolator with phase adjuster for step resolutionCADENCE DESIGN SYSTEMS INC·Filed 2020·Granted Sep 28, 2021·1 cites·18 claims
- 1675US6064674AMethod and apparatus for hardware forwarding of LAN frames over ATM networksIBM·Filed 1997·Granted May 16, 2000·102 cites·19 claims
- 1773US9998303B1Method of adaptively controlling a low frequency equalizerCADENCE DESIGN SYSTEMS INC·Filed 2016·Granted Jun 12, 2018·2 cites·20 claims
- 1871US6477609B1Bridge state-machine progression for data transfers requested by a host bus and responded to by an external busKONINKL PHILIPS ELECTRONICS NV·Filed 2000·Granted Nov 5, 2002·20 cites·10 claims
- 1967US6272134B1Multicast frame support in hardware routing assistIBM·Filed 1997·Granted Aug 7, 2001·63 cites·20 claims
- 2056US7403532B2Method and apparatus for hardware forwarding of LAN frames over ATM networksIBM·Filed 2004·Granted Jul 22, 2008·3 cites·2 claims
- 2151US6944164B2Method and apparatus for hardware forwarding of LAN frames over ATM networksIBM·Filed 2003·Granted Sep 13, 2005·1 cites·4 claims
- 2249US11108425B1Pause control for a calibration sequenceCADENCE DESIGN SYSTEMS INC·Filed 2020·Granted Aug 31, 2021·0 cites·20 claims
- 2348US2004090967A1Method and apparatus for hardware forwarding of LAN frames over ATM networksFiled 2003·Application pending·0 cites
- 2443US5796964AMethod for modifying an existing computer bus to enhance system performanceIBM·Filed 1996·Granted Aug 18, 1998·16 cites·8 claims
- 2541US6178462B1Protocol for using a PCI interface for connecting networksIBM·Filed 1997·Granted Jan 23, 2001·13 cites·31 claims
- 2636US5878229AMaintaining frame sequence in a multiprocessor network deviceIBM·Filed 1997·Granted Mar 2, 1999·8 cites·23 claims
Join the waitlist — get patent alerts
Get an alert when Loren Blair Reiss files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →