Inventor · disambiguated record
Luigi Pantisano
Also filed as: PANTISANO LUIGI
3 granted patents·4 pending applications·1 citations·filing 2007–2019
46Inventor score
Top patents by PatentIndex Score
7 records- 0159US9335368B1Method and apparatus for quantifying defects due to through silicon VIAs in integrated circuitsGLOBALFOUNDRIES INC·Filed 2014·Granted May 10, 2016·1 cites·19 claims
- 0246US11195947B2Semiconductor device with doped region adjacent isolation structure in extension regionGLOBALFOUNDRIES US INC·Filed 2019·Granted Dec 7, 2021·0 cites·19 claims
- 0340US2015377956A1Method and apparatus for inline device characterization and temperature profilingGLOBALFOUNDRIES INC·Filed 2014·Application pending·0 cites
- 0438US2007272967A1Method for Modulating the Effective Work FunctionIMEC INTER UNI MICRO ELECTR·Filed 2007·Application pending·0 cites
- 0536US10438853B2Methods, apparatus and system for forming a FinFET device comprising a first portion capable of operating at a first voltage and a second portion capable of operating at a second voltageGLOBALFOUNDRIES INC·Filed 2017·Granted Oct 8, 2019·0 cites·13 claims
- 0636US2009050982A1Method for Modulating the Effective Work FunctionIMEC INTER UNI MICRO ELECTR·Filed 2007·Application pending·0 cites
- 0732US2019305105A1Gate skirt oxidation for improved finfet performance and method for producing the sameGLOBALFOUNDRIES INC·Filed 2018·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Luigi Pantisano files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →