Inventor · disambiguated record
Mahesh D. Sadhankar
Also filed as: SADHANKAR MAHESH D · SADHANKAR MAHESH DIWAKAR
2 granted patents·2 citations·filing 2021–2022
35Inventor score
Technology areasG06F
Files withCADENCE DESIGN SYSTEMS INC2
Top patents by PatentIndex Score
2 records- 0184US11455450B1System and method for performing sign-off timing analysis of electronic circuit designsCADENCE DESIGN SYSTEMS INC·Filed 2021·Granted Sep 27, 2022·2 cites·13 claims
- 0256US12332304B1System and method for automatic fault detection in an electronic designCADENCE DESIGN SYSTEMS INC·Filed 2022·Granted Jun 17, 2025·0 cites·20 claims
Join the waitlist — get patent alerts
Get an alert when Mahesh D. Sadhankar files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →