Inventor · disambiguated record
Mitrajit Chatterjee
Also filed as: CHATTERJEE MITRAJIT
6 granted patents·2 pending applications·24 citations·filing 2002–2025
76Inventor score
Top patents by PatentIndex Score
8 records- 0161US7386774B1Memory unit with controller managing memory access through JTAG and CPU interfacesINTEGRATED DEVICE TECH·Filed 2004·Granted Jun 10, 2008·12 cites·19 claims
- 0258US7827555B2Scheduler for a multiprocessing computing systemINTEGRATED DEVICE TECH·Filed 2005·Granted Nov 2, 2010·2 cites·18 claims
- 0358US2025147572A1Method, apparatus, and system for calibrating a processor power level estimateAMPERE COMPUTING LLC·Filed 2025·Application pending·0 cites
- 0457US12228994B2Method, apparatus, and system for calibrating a processor power level estimateAMPERE COMPUTING LLC·Filed 2021·Granted Feb 18, 2025·0 cites·24 claims
- 0557US6865638B1Apparatus and method for transferring multi-byte words in a fly-by DMA operationINTEGRATED DEVICE TECH·Filed 2002·Granted Mar 8, 2005·8 cites·22 claims
- 0650US8397197B1Integrated circuit module time delay budgetingCHATTERJEE MITRAJIT·Filed 2011·Granted Mar 12, 2013·2 cites·20 claims
- 0737US2008072113A1Method of locating packet for resend from retry bufferTSANG SIUKWIN·Filed 2006·Application pending·0 cites
- 0829US10204698B2Method to dynamically inject errors in a repairable memory on silicon and a method to validate built-in-self-repair logicAMPERE COMPUTING LLC·Filed 2016·Granted Feb 12, 2019·0 cites·15 claims
Join the waitlist — get patent alerts
Get an alert when Mitrajit Chatterjee files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →