Inventor · disambiguated record
Natesan Venkateswaran
Also filed as: VENKATESWARAN NATESAN
55 granted patents·5 pending applications·307 citations·filing 2002–2024
98Inventor score
Top patents by PatentIndex Score
60 records- 0194US9767239B1Timing optimization driven by statistical sensitivitesIBM·Filed 2016·Granted Sep 19, 2017·13 cites·22 claims
- 0292US11235224B1Detecting and removing bias in subjective judgingIBM·Filed 2020·Granted Feb 1, 2022·4 cites·18 claims
- 0392US9519747B1Dynamic and adaptive timing sensitivity during static timing analysis using look-up tableGLOBALFOUNDRIES INC·Filed 2015·Granted Dec 13, 2016·10 cites·20 claims
- 0492US9501609B1Selection of corners and/or margins using statistical static timing analysis of an integrated circuitIBM·Filed 2015·Granted Nov 22, 2016·10 cites·15 claims
- 0592US9495497B1Dynamic voltage frequency scalingIBM·Filed 2015·Granted Nov 15, 2016·10 cites·20 claims
- 0692US8839167B1Reducing runtime and memory requirements of static timing analysisIBM·Filed 2013·Granted Sep 16, 2014·18 cites·19 claims
- 0791US8856709B2Systems and methods for correlated parameters in statistical static timing analysisIBM·Filed 2013·Granted Oct 7, 2014·12 cites·16 claims
- 0889US7437697B2System and method of criticality prediction in statistical timing analysisIBM·Filed 2005·Granted Oct 14, 2008·29 cites·4 claims
- 0988US10346569B2Multi-sided variations for creating integrated circuitsIBM·Filed 2017·Granted Jul 9, 2019·4 cites·1 claims
- 1088US8578310B2Method of measuring the impact of clock skew on slack during a statistical static timing analysisKALAFALA KERIM·Filed 2010·Granted Nov 5, 2013·12 cites·12 claims
- 1187US10013516B2Selection of corners and/or margins using statistical static timing analysis of an integrated circuitIBM·Filed 2016·Granted Jul 3, 2018·4 cites·18 claims
- 1287US8683409B2Performing statistical timing analysis with non-separable statistical and deterministic variationsIBM·Filed 2013·Granted Mar 25, 2014·8 cites·25 claims
- 1387US8141012B2Timing closure on multiple selective corners in a single statistical timing runBUCK NATHAN C·Filed 2009·Granted Mar 20, 2012·18 cites·22 claims
- 1486US8689158B2System and method for performing static timing analysis in the presence of correlations between asserted arrival timesKALAFALA KERIM·Filed 2010·Granted Apr 1, 2014·12 cites·17 claims
- 1585US8769452B2Parasitic extraction in an integrated circuit with multi-patterning requirementsIBM·Filed 2012·Granted Jul 1, 2014·7 cites·10 claims
- 1685US8707233B2Systems and methods for correlated parameters in statistical static timing analysisFOREMAN ERIC A·Filed 2011·Granted Apr 22, 2014·7 cites·16 claims
- 1785US8468483B2Method, system and program storage device for performing a parameterized statistical static timing analysis (SSTA) of an integrated circuit taking into account setup and hold margin interdependenceBUCK NATHAN C·Filed 2011·Granted Jun 18, 2013·9 cites·20 claims
- 1884US8949765B2Modeling multi-patterning variability with statistical timingIBM·Filed 2013·Granted Feb 3, 2015·5 cites·7 claims
- 1984US8122404B2Performing a statistical timing abstraction for a hierarchical timing analysis of VLSI circuitsSINHA DEBJIT·Filed 2009·Granted Feb 21, 2012·15 cites·16 claims
- 2083US10387682B2Parallel access to running electronic design automation (EDA) applicationIBM·Filed 2017·Granted Aug 20, 2019·3 cites·15 claims
- 2183US8850378B2Hierarchical design of integrated circuits with multi-patterning requirementsIBM·Filed 2012·Granted Sep 30, 2014·6 cites·12 claims
- 2283US8832625B2Systems and methods for correlated parameters in statistical static timing analysisIBM·Filed 2013·Granted Sep 9, 2014·5 cites·18 claims
- 2383US8418107B2Performing statistical timing analysis with non-separable statistical and deterministic variationsHEMMETT JEFFREY G·Filed 2010·Granted Apr 9, 2013·7 cites·24 claims
- 2483US7212946B1Method, system, and program product for accommodating spatially-correlated variation in a process parameterIBM·Filed 2005·Granted May 1, 2007·13 cites·17 claims
- 2581US7849429B2Methods for conserving memory in statistical static timing analysisIBM·Filed 2008·Granted Dec 7, 2010·10 cites·7 claims
- 2680US8806402B2Modeling multi-patterning variability with statistical timingIBM·Filed 2012·Granted Aug 12, 2014·4 cites·11 claims
- 2779US8560989B2Statistical clock cycle computationBUCK NATHAN·Filed 2011·Granted Oct 15, 2013·6 cites·20 claims
- 2877US9836572B2Incremental common path pessimism analysisIBM·Filed 2015·Granted Dec 5, 2017·2 cites·17 claims
- 2977US8768679B2System and method for efficient modeling of NPskew effects on static timing testsBUCK NATHAN C·Filed 2010·Granted Jul 1, 2014·5 cites·21 claims
- 3074US9378328B2Modeling multi-patterning variability with statistical timingIBM·Filed 2014·Granted Jun 28, 2016·2 cites·10 claims
- 3174US8458632B2Efficient slack projection for truncated distributionsFOREMAN ERIC A·Filed 2011·Granted Jun 4, 2013·4 cites·20 claims
- 3273US8141025B2Method of performing timing analysis on integrated circuit chips with consideration of process variationsSINHA DEBJIT·Filed 2009·Granted Mar 20, 2012·6 cites·17 claims
- 3372US9348962B2Hierarchical design of integrated circuits with multi-patterning requirementsIBM·Filed 2014·Granted May 24, 2016·2 cites·13 claims
- 3471US9858368B2Integrating manufacturing feedback into integrated circuit structure designBUCK NATHAN C·Filed 2011·Granted Jan 2, 2018·3 cites·14 claims
- 3568US6799309B2Method for optimizing a VLSI floor planner using a path based hyper-edge representationIBM·Filed 2002·Granted Sep 28, 2004·17 cites·9 claims
- 3667US2024332665A1Configuring battery packs for computer systemsIBM·Filed 2023·Application pending·0 cites
- 3765US9959382B2Adaptive characterization and instantiation of timing abstractsIBM·Filed 2016·Granted May 1, 2018·1 cites·14 claims
- 3865US9171124B2Parasitic extraction in an integrated circuit with multi-patterning requirementsIBM·Filed 2013·Granted Oct 27, 2015·1 cites·12 claims
- 3963US10970448B2Partial parameters and projection thereof included within statistical timing analysisIBM·Filed 2019·Granted Apr 6, 2021·0 cites·16 claims
- 4062US8930864B2Method of sharing and re-using timing models in a chip across multiple voltage domainsIBM·Filed 2012·Granted Jan 6, 2015·1 cites·19 claims
- 4161US10606970B2Selection of corners and/or margins using statistical static timing analysis of an integrated circuitIBM·Filed 2018·Granted Mar 31, 2020·0 cites·20 claims
- 4260US10380289B2Multi-sided variations for creating integrated circuitsIBM·Filed 2017·Granted Aug 13, 2019·0 cites·9 claims
- 4359US10929567B2Parallel access to running electronic design automation (EDA) applicationIBM·Filed 2019·Granted Feb 23, 2021·0 cites·15 claims
- 4458US10380286B2Multi-sided variations for creating integrated circuitsIBM·Filed 2017·Granted Aug 13, 2019·0 cites·11 claims
- 4557US10289776B2Sensitivity calculation filtering for statistical static timing analysis of an integrated circuitIBM·Filed 2018·Granted May 14, 2019·0 cites·15 claims
- 4656US2018357436A1Parallel access to running eda applicationIBM·Filed 2018·Application pending·0 cites
- 4755US10489540B2Integrating manufacturing feedback into integrated circuit structure designIBM·Filed 2017·Granted Nov 26, 2019·0 cites·18 claims
- 4855US10325059B2Incremental common path pessimism analysisIBM·Filed 2017·Granted Jun 18, 2019·0 cites·20 claims
- 4955US2025317354A1Hardware distribution and energy efficient scheduling using digital emissions dataIBM·Filed 2024·Application pending·0 cites
- 5054US10394982B2Partial parameters and projection thereof included within statistical timing analysisIBM·Filed 2014·Granted Aug 27, 2019·0 cites·18 claims
Showing the top 50 of 60 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when Natesan Venkateswaran files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →