Inventor · disambiguated record
Osamu Nishii
Also filed as: NISHII OSAMU
46 granted patents·2 pending applications·1,012 citations·filing 1990–2017
98Inventor score
Files withHITACHI LTD29RENESAS TECH CORP11RENESAS ELECTRONICS CORP5HITACHI MICRO SYSTEMS INC1NISHII OSAMU1
Top patents by PatentIndex Score
48 records- 0190US5574876AProcessor system using synchronous dynamic memoryHITACHI LTD·Filed 1993·Granted Nov 12, 1996·45 cites·10 claims
- 0287US8234441B2Processor system using synchronous dynamic memoryUCHIYAMA KUNIO·Filed 2011·Granted Jul 31, 2012·8 cites·18 claims
- 0387US6697908B2Processor system using synchronous dynamic memoryRENESAS TECH CORP·Filed 2001·Granted Feb 24, 2004·18 cites·24 claims
- 0487US6092172AData processor and data processing system having two translation lookaside buffersHITACHI LTD·Filed 1997·Granted Jul 18, 2000·123 cites·18 claims
- 0586US6515519B1Semiconductor integrated circuit deviceHITACHI LTD·Filed 2000·Granted Feb 4, 2003·36 cites·5 claims
- 0685US5652858AMethod for prefetching pointer-type data structure and information processing apparatus thereforHITACHI LTD·Filed 1995·Granted Jul 29, 1997·126 cites·17 claims
- 0783US7958379B2Substrate bias switching unit for a low power processorRENESAS ELECTRONICS CORP·Filed 2008·Granted Jun 7, 2011·9 cites·7 claims
- 0882US8364988B2Substrate bias switching unit for a low power processorRENESAS ELECTRONICS CORP·Filed 2011·Granted Jan 29, 2013·5 cites·10 claims
- 0982US7023757B2Semiconductor deviceHITACHI LTD·Filed 2003·Granted Apr 4, 2006·26 cites·11 claims
- 1081US7376783B2Processor system using synchronous dynamic memoryRENESAS TECH CORP·Filed 2006·Granted May 20, 2008·3 cites·24 claims
- 1180US6532528B1Data processor and data processor system having multiple modes of address indexing and operationHITACHI LTD·Filed 2000·Granted Mar 11, 2003·24 cites·5 claims
- 1280US5375215AMultiprocessor system having shared memory divided into a plurality of banks with access queues corresponding to each bankHITACHI LTD·Filed 1991·Granted Dec 20, 1994·74 cites·4 claims
- 1379US6715090B1Processor for controlling substrate biases in accordance to the operation modes of the processorRENESAS TECH CORP·Filed 1997·Granted Mar 30, 2004·67 cites·9 claims
- 1477US5283886AMultiprocessor cache system having three states for generating invalidating signals upon write accessesHITACHI LTD·Filed 1992·Granted Feb 1, 1994·81 cites·14 claims
- 1575US6877087B1Substituting specified instruction with NOP to functional unit and halting clock pulses to data latches for power savingRENESAS TECH CORP·Filed 2000·Granted Apr 5, 2005·21 cites·19 claims
- 1675US6334166B1Processor system using synchronous dynamic memoryHITACHI LTD·Filed 2000·Granted Dec 25, 2001·7 cites·37 claims
- 1775US5918045AData processor and data processing systemHITACHI LTD·Filed 1997·Granted Jun 29, 1999·73 cites·12 claims
- 1874US7143230B2Processor system using synchronous dynamic memoryRENESAS TECH CORP·Filed 2004·Granted Nov 28, 2006·6 cites·16 claims
- 1970US7475261B2Substrate bias switching unit for a low power processorRENESAS TECH CORP·Filed 2004·Granted Jan 6, 2009·11 cites·10 claims
- 2065US7178046B2Halting clock signals to input and result latches in processing path upon fetching of instruction not supportedRENESAS TECH CORP·Filed 2005·Granted Feb 13, 2007·3 cites·7 claims
- 2164US8145889B2Data processing system with branch target addressing using upper and lower bit permutationNISHII OSAMU·Filed 2010·Granted Mar 27, 2012·2 cites·6 claims
- 2263US6879188B2Semiconductor integrated circuit deviceRENESAS TECH CORP·Filed 2002·Granted Apr 12, 2005·11 cites·6 claims
- 2363US6654305B2System LSI having a substrate-bias generation circuit with a substrate-bias control-value storage unitHITACHI LTD·Filed 2002·Granted Nov 25, 2003·9 cites·7 claims
- 2462US7904641B2Processor system using synchronous dynamic memoryRENESAS TECH CORP·Filed 2008·Granted Mar 8, 2011·2 cites·11 claims
- 2560US7836286B2Data processing system to calculate indexes into a branch target address table based on a current operating modeRENESAS ELECTRONICS CORP·Filed 2008·Granted Nov 16, 2010·1 cites·8 claims
- 2660US7254082B2Semiconductor deviceHITACHI LTD·Filed 2006·Granted Aug 7, 2007·1 cites·6 claims
- 2759US6078983AMultiprocessor system having distinct data bus and address bus arbitersHITACHI LTD·Filed 1997·Granted Jun 20, 2000·30 cites·7 claims
- 2858US6260107B1Processor system using synchronous dynamic memoryHITACHI LTD·Filed 2000·Granted Jul 10, 2001·5 cites·52 claims
- 2958US6078986AProcessor system using synchronous dynamic memoryHITACHI LTD·Filed 1996·Granted Jun 20, 2000·9 cites·22 claims
- 3057US7003651B2Program counter (PC) relative addressing mode with fast displacementRENESAS TECH CORP·Filed 2001·Granted Feb 21, 2006·6 cites·7 claims
- 3157US5301285AData processor having two instruction registers connected in cascade and two instruction decodersHITACHI LTD·Filed 1992·Granted Apr 5, 1994·32 cites·8 claims
- 3257US5287484AMulti-processor system for invalidating hierarchical cacheHITACHI LTD·Filed 1992·Granted Feb 15, 1994·33 cites·10 claims
- 3356US5873122AMemory system performing fast access to a memory location by omitting transfer of a redundant addressHITACHI LTD·Filed 1997·Granted Feb 16, 1999·22 cites·54 claims
- 3455US10365979B2Lockstepped CPU selection based on failure statusRENESAS ELECTRONICS CORP·Filed 2017·Granted Jul 30, 2019·0 cites·12 claims
- 3552US6424560B2Semiconductor integrated circuit device and information processing device employing semiconductor integrated circuit deviceHITACHI LTD·Filed 2001·Granted Jul 23, 2002·6 cites·23 claims
- 3652US6292867B1Data processing systemHITACHI LTD·Filed 2000·Granted Sep 18, 2001·2 cites·10 claims
- 3752US5740401AMultiprocessor system having a processor invalidating operand cache when lock-accessingHITACHI LTD·Filed 1993·Granted Apr 14, 1998·25 cites·3 claims
- 3852US2008016383A1Semiconductor deviceHITACHI LTD·Filed 2007·Application pending·0 cites
- 3947US9734023B2Semiconductor device with output data selection of lockstepped computing elements based on diagnostic informationRENESAS ELECTRONICS CORP·Filed 2015·Granted Aug 15, 2017·0 cites·5 claims
- 4046US5193075AStatic memory containing sense AMP and sense AMP switching circuitHITACHI LTD·Filed 1990·Granted Mar 9, 1993·10 cites·7 claims
- 4145USRE41589EMemory system performing fast access to a memory location by omitting the transfer of a redundant addressRENESAS TECH CORP·Filed 2002·Granted Aug 24, 2010·0 cites·47 claims
- 4245US6604202B1Low power processorHITACHI LTD·Filed 1999·Granted Aug 5, 2003·17 cites·17 claims
- 4344US2003233384A1Arithmetic apparatus for performing high speed multiplication and addition operationsHITACHI LTD·Filed 2003·Application pending·0 cites
- 4443US5267198AStatic memory containing sense amp and sense amp switching circuitHITACHI LTD·Filed 1992·Granted Nov 30, 1993·8 cites·3 claims
- 4539US6012139AMicroprocessor including floating point unit with 16-bit fixed length instruction setHITACHI MICRO SYSTEMS INC·Filed 1996·Granted Jan 4, 2000·10 cites·20 claims
- 4638US6493255B2Semiconductor integrated circuit device and information processing device employing semiconductor integrated circuit deviceHITACHI LTD·Filed 2001·Granted Dec 10, 2002·1 cites·10 claims
- 4730US5557760AIntegrated circuit data processor including a control pin for deactivating the driving of a data bus without deactivating that of an address busHITACHI LTD·Filed 1993·Granted Sep 17, 1996·3 cites·9 claims
- 4829US6154807AMemory system performing fast access to a memory location by omitting the transfer of a redundant addressHITACHI LTD·Filed 1998·Granted Nov 28, 2000·1 cites·4 claims
Join the waitlist — get patent alerts
Get an alert when Osamu Nishii files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →