Inventor · disambiguated record
Paul Christopher John Wiercienski
Also filed as: WIERCIENSKI PAUL · WIERCIENSKI PAUL CHRISTOPHER JOHN
11 granted patents·3 pending applications·28 citations·filing 2006–2020
85Inventor score
Top patents by PatentIndex Score
14 records- 0189US10007619B2Multi-threaded translation and transaction re-ordering for memory management unitsQUALCOMM INC·Filed 2015·Granted Jun 26, 2018·11 cites·38 claims
- 0282US9824015B2Providing memory management unit (MMU) partitioned translation caches, and related apparatuses, methods, and computer-readable mediaQUALCOMM INC·Filed 2015·Granted Nov 21, 2017·4 cites·33 claims
- 0380US10037280B2Speculative pre-fetch of translations for a memory management unit (MMU)QUALCOMM INC·Filed 2015·Granted Jul 31, 2018·4 cites·28 claims
- 0478US9792215B2Command-driven translation pre-fetch for memory management unitsQUALCOMM INC·Filed 2015·Granted Oct 17, 2017·3 cites·30 claims
- 0574US11308868B2Methods and apparatus for utilizing display correction factorsQUALCOMM INC·Filed 2020·Granted Apr 19, 2022·1 cites·52 claims
- 0664US10386904B2Hardware managed power collapse and clock wake-up for memory management units and distributed virtual memory networksQUALCOMM INC·Filed 2016·Granted Aug 20, 2019·1 cites·22 claims
- 0759US10019380B2Providing memory management functionality using aggregated memory management units (MMUs)QUALCOMM INC·Filed 2015·Granted Jul 10, 2018·1 cites·44 claims
- 0859US9449367B2Parallel processor for providing high resolution frames from low resolution framesJIA YUNWEI·Filed 2009·Granted Sep 20, 2016·2 cites·20 claims
- 0956US7969512B2Memory bandwidth amortizationATI TECHNOLOGIES INC·Filed 2006·Granted Jun 28, 2011·1 cites·21 claims
- 1053US2019324512A1Hardware managed power collapse and clock wake-up for memory management units and distributed virtual memory networksQUALCOMM INC·Filed 2019·Application pending·0 cites
- 1152US11545114B2Methods and apparatus for data content integrityQUALCOMM INC·Filed 2020·Granted Jan 3, 2023·0 cites·38 claims
- 1251US2011109794A1Caching structure and apparatus for use in block based videoWIERCIENSKI PAUL·Filed 2009·Application pending·0 cites
- 1343US2020365098A1Packing of subpixel rendered data for display stream compressionQUALCOMM INC·Filed 2019·Application pending·0 cites
- 1442US9836410B2Burst translation look-aside bufferQUALCOMM INC·Filed 2015·Granted Dec 5, 2017·0 cites·25 claims
Join the waitlist — get patent alerts
Get an alert when Paul Christopher John Wiercienski files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →