Inventor · disambiguated record
Peter J. Wright
Also filed as: WRIGHT PETER J · WRIGHT PETER JOSEPH
7 granted patents·127 citations·filing 2001–2003
86Inventor score
Files withLSI LOGIC CORP7
Top patents by PatentIndex Score
7 records- 0191US6614283B1Voltage level shifterLSI LOGIC CORP·Filed 2002·Granted Sep 2, 2003·52 cites·22 claims
- 0278US6961915B2Design methodology for dummy linesLSI LOGIC CORP·Filed 2002·Granted Nov 1, 2005·25 cites·19 claims
- 0374US6566244B1Process for improving mechanical strength of layers of low k dielectric materialLSI LOGIC CORP·Filed 2002·Granted May 20, 2003·20 cites·14 claims
- 0471US6617181B1Flip chip testingLSI LOGIC CORP·Filed 2002·Granted Sep 9, 2003·16 cites·12 claims
- 0560US6830984B2Thick traces from multiple damascene layersLSI LOGIC CORP·Filed 2002·Granted Dec 14, 2004·9 cites·5 claims
- 0651US6815342B1Low resistance metal interconnect lines and a process for fabricating themLSI LOGIC CORP·Filed 2001·Granted Nov 9, 2004·5 cites·7 claims
- 0740US6710453B2Integrated circuit containing redundant core and peripheral contactsLSI LOGIC CORP·Filed 2003·Granted Mar 23, 2004·0 cites·8 claims
Join the waitlist — get patent alerts
Get an alert when Peter J. Wright files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →