Inventor · disambiguated record
Po-Cheng Pan
Also filed as: PAN PO-CHENG
2 granted patents·6 citations·filing 2014–2017
49Inventor score
Technology areasG06F
Top patents by PatentIndex Score
2 records- 0183US10509883B2Method for layout generation with constrained hypergraph partitioningTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2017·Granted Dec 17, 2019·5 cites·20 claims
- 0257US10409943B2Efficient analog layout prototyping by layout reuse with routing preservationSYNOPSYS INC·Filed 2014·Granted Sep 10, 2019·1 cites·42 claims
Join the waitlist — get patent alerts
Get an alert when Po-Cheng Pan files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →