Inventor · disambiguated record

Pradeep Nagaraj

Also filed as: NAGARAJ PRADEEP

1 granted patent·17 citations·filing 2013–2013

37Inventor score

Technology areasG06F

Files withCADENCE DESIGN SYSTEMS INC1

Top patents by PatentIndex Score

1 record

0187US8732632B1Method and apparatus for automated extraction of a design for test boundary model from embedded IP cores for hierarchical and three-dimensional interconnect testCADENCE DESIGN SYSTEMS INC·Filed 2013·Granted May 20, 2014·17 cites·14 claims

Join the waitlist — get patent alerts

Get an alert when Pradeep Nagaraj files or is granted a new patent.

We store only your email — no account needed. See our privacy policy.

Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →