Inventor · disambiguated record
Radhika Thekkath
Also filed as: REHM ERIC · THEKKATH RADHIKA
43 granted patents·6 pending applications·1,626 citations·filing 1998–2012
99Inventor score
Files withMIPS TECH INC40HITACHI LTD3BERG THOMAS BENJAMIN2THEKKATH RADHIKA2EQUATOR TECHNOLOGIES INC1
Top patents by PatentIndex Score
49 records- 0196US7055070B1Trace control block implementation and methodMIPS TECH INC·Filed 2001·Granted May 30, 2006·122 cites·27 claims
- 0295US6754804B1Coprocessor interface transferring multiple instructions simultaneously along with issue path designation and/or issue order designation for the instructionsMIPS TECH INC·Filed 2000·Granted Jun 22, 2004·130 cites·25 claims
- 0394US7185234B1Trace control from hardware and softwareMIPS TECH INC·Filed 2001·Granted Feb 27, 2007·70 cites·14 claims
- 0492US7770156B2Dynamic selection of a compression algorithm for trace dataMIPS TECH INC·Filed 2006·Granted Aug 3, 2010·23 cites·16 claims
- 0592US7548996B2Data streamerHITACHI LTD·Filed 2005·Granted Jun 16, 2009·36 cites·8 claims
- 0690US7178133B1Trace control based on a characteristic of a processor's operating stateMIPS TECH INC·Filed 2001·Granted Feb 13, 2007·62 cites·13 claims
- 0789US7043668B1Optimized external trace formatsMIPS TECH INC·Filed 2001·Granted May 9, 2006·75 cites·26 claims
- 0888US7194599B2Configurable co-processor interfaceMIPS TECH INC·Filed 2006·Granted Mar 20, 2007·14 cites·3 claims
- 0988US7069544B1Dynamic selection of a compression algorithm for trace dataMIPS TECH INC·Filed 2001·Granted Jun 27, 2006·46 cites·20 claims
- 1087US7134116B1External trace synchronization via periodic samplingMIPS TECH INC·Filed 2001·Granted Nov 7, 2006·50 cites·14 claims
- 1186US7724261B2Processor having a compare extension of an instruction set architectureMIPS TECH INC·Filed 2007·Granted May 25, 2010·13 cites·12 claims
- 1286US7051123B1Data transfer engine of a processor having a plurality of modulesEQUATOR TECHNOLOGIES INC·Filed 2000·Granted May 23, 2006·43 cites·19 claims
- 1385US7231551B1Distributed tap controllerMIPS TECH INC·Filed 2001·Granted Jun 12, 2007·47 cites·25 claims
- 1485US7181728B1User controlled trace recordsMIPS TECH INC·Filed 2001·Granted Feb 20, 2007·41 cites·15 claims
- 1584US7168066B1Tracing out-of order load dataMIPS TECH INC·Filed 2001·Granted Jan 23, 2007·38 cites·23 claims
- 1684US6393500B1Burst-configurable data busMIPS TECH INC·Filed 1999·Granted May 21, 2002·104 cites·31 claims
- 1783US7287147B1Configurable co-processor interfaceMIPS TECH INC·Filed 2000·Granted Oct 23, 2007·26 cites·15 claims
- 1882US7644319B2Trace control from hardware and softwareMIPS TECH INC·Filed 2008·Granted Jan 5, 2010·7 cites·17 claims
- 1981US6493776B1Scalable on-chip system busMIPS TECH INC·Filed 1999·Granted Dec 10, 2002·95 cites·28 claims
- 2079US7412630B2Trace control from hardware and softwareMIPS TECH INC·Filed 2007·Granted Aug 12, 2008·6 cites·9 claims
- 2178US7242414B1Processor having a compare extension of an instruction set architectureMIPS TECH INC·Filed 1999·Granted Jul 10, 2007·71 cites·26 claims
- 2278US6681283B1Coherent data apparatus for an on-chip split transaction system busMIPS TECH INC·Filed 1999·Granted Jan 20, 2004·77 cites·39 claims
- 2378US6490642B1Locked read/write on separate address/data bus using write barrierMIPS TECH INC·Filed 1999·Granted Dec 3, 2002·80 cites·25 claims
- 2477US8230202B2Apparatus and method for condensing trace information in a multi-processor systemBERG THOMAS BENJAMIN·Filed 2008·Granted Jul 24, 2012·12 cites·26 claims
- 2577US6434649B1Data streamerHITACHI LTD·Filed 1998·Granted Aug 13, 2002·67 cites·13 claims
- 2676US7124072B1Program counter and data tracing from a multi-issue processorMIPS TECH INC·Filed 2001·Granted Oct 17, 2006·22 cites·21 claims
- 2773US8185879B2External trace synchronization via periodic samplingTHEKKATH RADHIKA·Filed 2006·Granted May 22, 2012·7 cites·14 claims
- 2873US8024539B2Virtual processor based security for on-chip memory, and applications thereofMIPS TECH INC·Filed 2008·Granted Sep 20, 2011·5 cites·28 claims
- 2972US7159101B1System and method to trace high performance multi-issue processorsMIPS TECH INC·Filed 2003·Granted Jan 2, 2007·17 cites·11 claims
- 3071US7237090B1Configurable out-of-order data transfer in a coprocessor interfaceMIPS TECH INC·Filed 2000·Granted Jun 26, 2007·17 cites·15 claims
- 3169US7315937B2Microprocessor instructions for efficient bit stream extractionsMIPS TECH INC·Filed 2004·Granted Jan 1, 2008·17 cites·39 claims
- 3267US7886129B2Configurable co-processor interfaceMIPS TECH INC·Filed 2004·Granted Feb 8, 2011·8 cites·10 claims
- 3367US6560674B1Data cache systemHITACHI LTD·Filed 1998·Granted May 6, 2003·44 cites·8 claims
- 3466US7698533B2Configurable co-processor interfaceMIPS TECH INC·Filed 2007·Granted Apr 13, 2010·2 cites·27 claims
- 3565US7721075B2Conditional branch execution in a processor having a write-tie instruction and a data mover engine that associates register addresses with memory addressesMIPS TECH INC·Filed 2006·Granted May 18, 2010·3 cites·35 claims
- 3665US6714197B1Processor having an arithmetic extension of an instruction set architectureMIPS TECH INC·Filed 1999·Granted Mar 30, 2004·45 cites·61 claims
- 3764US7065675B1System and method for speeding up EJTAG block data transfersMIPS TECH INC·Filed 2001·Granted Jun 20, 2006·11 cites·34 claims
- 3861US6604159B1Data release to reduce latency in on-chip system busMIPS TECH INC·Filed 1999·Granted Aug 5, 2003·36 cites·28 claims
- 3960US7721073B2Conditional branch execution in a processor having a data mover engine that associates register addresses with memory addressesMIPS TECH INC·Filed 2006·Granted May 18, 2010·2 cites·26 claims
- 4057US6732259B1Processor having a conditional branch extension of an instruction set architectureMIPS TECH INC·Filed 1999·Granted May 4, 2004·32 cites·78 claims
- 4154US7873810B2Microprocessor instruction using address index values to enable access of a virtual buffer in circular fashionMIPS TECH INC·Filed 2004·Granted Jan 18, 2011·3 cites·25 claims
- 4251US2013061060A1Systems and Methods for Controlling the Use of Processing Algorithms, and Applications ThereofMIPS TECH INC·Filed 2012·Application pending·0 cites
- 4351US2009249046A1Apparatus and method for low overhead correlation of multi-processor trace informationMIPS TECH INC·Filed 2008·Application pending·0 cites
- 4450US2007089095A1Apparatus and method to trace high performance multi-issue processorsMIPS TECH INC·Filed 2006·Application pending·0 cites
- 4549US8307426B2Systems and methods for controlling the use of processing algorithms, and applications thereofTHEKKATH RADHIKA·Filed 2007·Granted Nov 6, 2012·0 cites·10 claims
- 4646US7721074B2Conditional branch execution in a processor having a read-tie instruction and a data mover engine that associates register addresses with memory addressesMIPS TECH INC·Filed 2006·Granted May 18, 2010·0 cites·35 claims
- 4745US2013067284A1Apparatus and Method for Low Overhead Correlation of Multi-Processor Trace InformationBERG THOMAS BENJAMIN·Filed 2012·Application pending·0 cites
- 4844US2003196040A1Data cache systemFiled 2002·Application pending·0 cites
- 4944US2008082801A1Apparatus and method for tracing instructions with simplified instruction state descriptorsMIPS TECH INC·Filed 2006·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Radhika Thekkath files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →