Inventor · disambiguated record
Sandhya Dwarkadas
Also filed as: DWARKADAS SANDHYA
14 granted patents·2 pending applications·337 citations·filing 1998–2024
94Inventor score
Top patents by PatentIndex Score
16 records- 0193US7289939B2Mechanism for on-line prediction of future performance measurements in a computer systemIBM·Filed 2006·Granted Oct 30, 2007·27 cites·11 claims
- 0292US7490220B2Multi-cluster processor operating only select number of clusters during each phase based on program statistic monitored at predetermined intervalsBALASUBRAMONIAN RAJEEV·Filed 2005·Granted Feb 10, 2009·40 cites·12 claims
- 0391US8661204B2Mechanism to support flexible decoupled transactional memoryDWARKADAS SANDHYA·Filed 2012·Granted Feb 25, 2014·33 cites·12 claims
- 0491US8180971B2System and method for hardware acceleration of a software transactional memorySCOTT MICHAEL·Filed 2010·Granted May 15, 2012·28 cites·42 claims
- 0590US6684298B1Dynamic reconfigurable memory hierarchyUNIV ROCHESTER·Filed 2000·Granted Jan 27, 2004·63 cites·12 claims
- 0687US7739537B2Multiple clock domain microprocessorALBONESI DAVID·Filed 2006·Granted Jun 15, 2010·23 cites·23 claims
- 0784US7089443B2Multiple clock domain microprocessorUNIV ROCHESTER·Filed 2004·Granted Aug 8, 2006·33 cites·12 claims
- 0879US8103856B2Performance monitoring for new phase dynamic optimization of instruction dispatch cluster configurationBALASUBRAMONIAN RAJEEV·Filed 2009·Granted Jan 24, 2012·9 cites·16 claims
- 0976US7072805B2Mechanism for on-line prediction of future performance measurements in a computer systemIBM·Filed 2003·Granted Jul 4, 2006·17 cites·1 claims
- 1070USRE42213EDynamic reconfigurable memory hierarchyUNIV ROCHESTER·Filed 2006·Granted Mar 8, 2011·3 cites·35 claims
- 1168US6834328B2Memory hierarchy reconfiguration for energy and performance in general-purpose processor architecturesUNIV ROCHESTER·Filed 2004·Granted Dec 21, 2004·12 cites·12 claims
- 1264USRE41958EMemory hierarchy reconfiguration for energy and performance in general-purpose processor architecturesDWARKADAS SANDHYA·Filed 2006·Granted Nov 23, 2010·2 cites·24 claims
- 1363US6341339B1Apparatus and method for maintaining data coherence within a cluster of symmetric multiprocessorsCOMPAQ COMPUTER CORP·Filed 1998·Granted Jan 22, 2002·45 cites·13 claims
- 1456US2024427884A1Rollingcache: using runtime behavior to defend against cache side channel attacksUNIV ROCHESTER·Filed 2024·Application pending·0 cites
- 1553US9411733B2Sharing pattern-based directory coherence for multicore scalability (“SPACE”)ZHAO HONGZHOU·Filed 2012·Granted Aug 9, 2016·2 cites·11 claims
- 1653US2008059968A1Mechanism for on-line prediction of future performance measurements in a computer systemIBM·Filed 2007·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Sandhya Dwarkadas files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →