Inventor · disambiguated record
Sanjay Pillay
Also filed as: PILLAY SANJAY · PILLAY SANJAY R · PILLAY SANJAY RAMAKRISHNA
20 granted patents·269 citations·filing 2000–2019
94Inventor score
Files withCIRRUS LOGIC INC7MAGNUM SEMICONDUCTOR INC5MENTOR GRAPHICS CORP4AUSTEMPER DESIGN SYSTEMS INC2HGST Netherlands BV1
Top patents by PatentIndex Score
20 records- 0197US6948098B2Circuits and methods for debugging an embedded processor and systems using the sameCIRRUS LOGIC INC·Filed 2001·Granted Sep 20, 2005·113 cites·18 claims
- 0293US7414671B1Systems and methods for display object edge detection and pixel data interpolation in video processing systemsMAGNUM SEMICONDUCTOR INC·Filed 2005·Granted Aug 19, 2008·31 cites·20 claims
- 0390US7538824B1Systems and methods for reducing noise during video deinterlacingMAGNUM SEMICONDUCTOR INC·Filed 2005·Granted May 26, 2009·18 cites·18 claims
- 0487US7747917B2Scan cells with minimized shoot-through and scan chains and integrated circuits using the sameCIRRUS LOGIC INC·Filed 2008·Granted Jun 29, 2010·18 cites·14 claims
- 0585US9710166B2Systems and methods for predicting compressibility of dataHGST Netherlands BV·Filed 2015·Granted Jul 18, 2017·4 cites·16 claims
- 0680US6782300B2Circuits and methods for extracting a clock from a biphase encoded bit stream and systems using the sameCIRRUS LOGIC INC·Filed 2000·Granted Aug 24, 2004·23 cites·21 claims
- 0779US6847244B2Variable duty cycle clock generation circuits and methods and systems using the sameCIRRUS LOGIC INC·Filed 2002·Granted Jan 25, 2005·28 cites·10 claims
- 0873US7450184B1Circuits and methods for detecting 2:2 encoded video and systems utilizing the sameMAGNUM SEMICONDUCTOR INC·Filed 2005·Granted Nov 11, 2008·4 cites·22 claims
- 0971US10768227B2Systems and methods for analyzing failure rates due to soft/hard errors in the design of a digital electronic deviceMENTOR GRAPHICS CORP·Filed 2018·Granted Sep 8, 2020·2 cites·8 claims
- 1070US7420626B1Systems and methods for detecting a change in a sequence of interlaced data fields generated from a progressive scan sourceMAGNUM SEMICONDUCTOR INC·Filed 2005·Granted Sep 2, 2008·3 cites·20 claims
- 1170US7000138B1Circuits and methods for power management in a processor-based system and systems using the sameCIRRUS LOGIC INC·Filed 2001·Granted Feb 14, 2006·16 cites·17 claims
- 1267US7596681B2Processor and processing method for reusing arbitrary sections of program codeCIRRUS LOGIC INC·Filed 2006·Granted Sep 29, 2009·6 cites·24 claims
- 1364US7522214B1Circuits and methods for deinterlacing video display data and systems using the sameMAGNUM SEMICONDUCTOR INC·Filed 2005·Granted Apr 21, 2009·1 cites·20 claims
- 1457US9946464B2Systems and methods for predicting compressibility of dataWESTERN DIGITAL TECH INC·Filed 2017·Granted Apr 17, 2018·0 cites·18 claims
- 1549US11036604B2Parallel fault simulator with back propagation enhancementMENTOR GRAPHICS CORP·Filed 2018·Granted Jun 15, 2021·0 cites·20 claims
- 1646US10796047B2Functional safety synthesisMENTOR GRAPHICS CORP·Filed 2019·Granted Oct 6, 2020·0 cites·17 claims
- 1744US10775430B2Fault campaign in mixed signal environmentMENTOR GRAPHICS CORP·Filed 2018·Granted Sep 15, 2020·0 cites·20 claims
- 1844US10522237B2Low power VLSI designs using circuit failure in sequential cells as low voltage check for limit of operationAUSTEMPER DESIGN SYSTEMS INC·Filed 2016·Granted Dec 31, 2019·0 cites·16 claims
- 1942US6359315B1Circuits for controlling a bidirectional terminal and systems using the sameCIRRUS LOGIC INC·Filed 2000·Granted Mar 19, 2002·2 cites·20 claims
- 2037US9991008B2Systems and methods for analyzing soft errors in a design and reducing the associated failure rates thereofAUSTEMPER DESIGN SYSTEMS INC·Filed 2016·Granted Jun 5, 2018·0 cites·16 claims
Join the waitlist — get patent alerts
Get an alert when Sanjay Pillay files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →