Inventor · disambiguated record
Sreedhar Narayanaswamy
Also filed as: NARAYANASWAMY SREEDHAR
6 granted patents·16 pending applications·0 citations·filing 2017–2025
66Inventor score
Top patents by PatentIndex Score
22 records- 0170US2025341880A1Techniques to power balance multiple chipsNVIDIA CORP·Filed 2025·Application pending·0 cites
- 0266US2025155947A1Techniques to modify processor performanceNVIDIA CORP·Filed 2024·Application pending·0 cites
- 0363US12124308B2Techniques to modify processor performanceNVIDIA CORP·Filed 2022·Granted Oct 22, 2024·0 cites·30 claims
- 0461US12306691B2Techniques to power balance multiple chipsNVIDIA CORP·Filed 2020·Granted May 20, 2025·0 cites·33 claims
- 0560US12471238B2Static data center power balancing and configurationNVIDIA CORP·Filed 2021·Granted Nov 11, 2025·0 cites·27 claims
- 0655US2025341882A1Techniques for selecting processor frequencyNVIDIA CORP·Filed 2024·Application pending·0 cites
- 0754US2025284307A1Processor clock scaling techniqueNVIDIA CORP·Filed 2024·Application pending·0 cites
- 0852US2025077280A1Thermal aware thread schedulingNVIDIA CORP·Filed 2023·Application pending·0 cites
- 0949US11971774B2Programmable power balancing in a datacenterNVIDIA CORP·Filed 2020·Granted Apr 30, 2024·0 cites·19 claims
- 1049US2025244808A1Priority based power allocationNVIDIA CORP·Filed 2024·Application pending·0 cites
- 1148US10404152B2Voltage regulator circuitry including module for switching frequency self-optimizationINTEL CORP·Filed 2017·Granted Sep 3, 2019·0 cites·20 claims
- 1248US2025321609A1Application programming interface to configure a processor using computing resource inputsNVIDIA CORP·Filed 2024·Application pending·0 cites
- 1348US2025321795A1Application programming interface to indicate a computing resourceNVIDIA CORP·Filed 2024·Application pending·0 cites
- 1448US2025321750A1Application programming interface to identify settings to configure a processorNVIDIA CORP·Filed 2024·Application pending·0 cites
- 1548US2025321779A1Application programming interface to indicate a priorityNVIDIA CORP·Filed 2024·Application pending·0 cites
- 1648US2025322481A1Application programming interface to identify processor settingsNVIDIA CORP·Filed 2024·Application pending·0 cites
- 1748US2025321846A1Application programming interface to configure a processorNVIDIA CORP·Filed 2024·Application pending·0 cites
- 1848US2025321807A1Application programming interface to perform instructions using processor settingsNVIDIA CORP·Filed 2024·Application pending·0 cites
- 1948US2025321610A1Application programming interface to configure a processor using priorityNVIDIA CORP·Filed 2024·Application pending·0 cites
- 2047US2025298449A1Application programming interface to indicate powerNVIDIA CORP·Filed 2024·Application pending·0 cites
- 2146US11494370B2Hardware-controlled updating of a physical operating parameter for in-field fault detectionNVIDIA CORP·Filed 2020·Granted Nov 8, 2022·0 cites·21 claims
- 2239US2024094796A1Techniques to modify processor performanceNVIDIA CORP·Filed 2022·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Sreedhar Narayanaswamy files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →