Inventor · disambiguated record
Stephan Gaskins
Also filed as: GASKINS STEPHAN
32 granted patents·115 citations·filing 2007–2016
96Inventor score
Top patents by PatentIndex Score
32 records- 0190US8615672B2Multicore processor power credit management to allow all processing cores to operate at elevated frequencyHENRY G GLENN·Filed 2011·Granted Dec 24, 2013·8 cites·36 claims
- 0290US8135970B2Microprocessor that performs adaptive power throttlingGASKINS DARIUS D·Filed 2009·Granted Mar 13, 2012·17 cites·35 claims
- 0389US9971605B2Selective designation of multiple cores as bootstrap processor in a multi-core microprocessorVIA TECH INC·Filed 2014·Granted May 15, 2018·5 cites·18 claims
- 0489US8972707B2Multi-core processor with core selectively disabled by kill instruction of system software and resettable only via external pinHENRY G GLENN·Filed 2011·Granted Mar 3, 2015·8 cites·12 claims
- 0588US9507404B2Single core wakeup multi-core synchronization mechanismVIA TECH INC·Filed 2014·Granted Nov 29, 2016·5 cites·18 claims
- 0688US7698583B2Microprocessor capable of dynamically reducing its power consumption in response to varying operating temperatureVIA TECH INC·Filed 2007·Granted Apr 13, 2010·19 cites·35 claims
- 0787US9891927B2Inter-core communication via uncore RAMVIA TECH INC·Filed 2014·Granted Feb 13, 2018·4 cites·19 claims
- 0887US9535488B2Multi-core microprocessor that dynamically designates one of its processing cores as the bootstrap processorVIA TECH INC·Filed 2014·Granted Jan 3, 2017·4 cites·31 claims
- 0985US8276032B2Detection of uncorrectable re-grown fuses in a microprocessorHENRY G GLENN·Filed 2010·Granted Sep 25, 2012·6 cites·21 claims
- 1082US9792112B2Propagation of microcode patches to multiple cores in multicore microprocessorVIA TECH INC·Filed 2014·Granted Oct 17, 2017·6 cites·19 claims
- 1180US9665490B2Apparatus and method for repairing cache arrays in a multi-core microprocessorVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2014·Granted May 30, 2017·5 cites·21 claims
- 1280US9582428B2Multi-core programming apparatus and method for restoring data arrays following a power gating eventVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2014·Granted Feb 28, 2017·3 cites·21 claims
- 1380US9575541B2Propagation of updates to per-core-instantiated architecturally-visible storage resourceVIA TECH INC·Filed 2014·Granted Feb 21, 2017·2 cites·20 claims
- 1476US8935549B2Microprocessor with multicore processor power credit management featureHENRY G GLENN·Filed 2011·Granted Jan 13, 2015·3 cites·20 claims
- 1576US8914661B2Multicore processor power credit management in which multiple processing cores use shared memory to communicate individual energy consumptionHENRY G GLENN·Filed 2011·Granted Dec 16, 2014·3 cites·34 claims
- 1675US9471133B2Service processor patch mechanismVIA TECH INC·Filed 2014·Granted Oct 18, 2016·1 cites·21 claims
- 1774US9690511B2Multi-core data array power gating restoral mechanismVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2016·Granted Jun 27, 2017·3 cites·21 claims
- 1873US7774627B2Microprocessor capable of dynamically increasing its performance in response to varying operating temperatureVIA TECH INC·Filed 2007·Granted Aug 10, 2010·6 cites·29 claims
- 1972US8281223B2Detection of fuse re-growth in a microprocessorGASKINS DARIUS D·Filed 2010·Granted Oct 2, 2012·2 cites·20 claims
- 2071US9911508B2Cache memory diagnostic writebackVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2014·Granted Mar 6, 2018·2 cites·21 claims
- 2170US9367497B2Reconfigurably designating master core for conditional output on sideband communication wires distinct from system busVIA TECH INC·Filed 2014·Granted Jun 14, 2016·1 cites·21 claims
- 2265US10108431B2Method and apparatus for waking a single core of a multi-core microprocessor, while maintaining most cores in a sleep stateVIA TECH INC·Filed 2016·Granted Oct 23, 2018·0 cites·20 claims
- 2365US9811344B2Core ID designation system for dynamically designated bootstrap processorVIA TECH INC·Filed 2016·Granted Nov 7, 2017·0 cites·20 claims
- 2464US9891928B2Propagation of updates to per-core-instantiated architecturally-visible storage resourceVIA TECH INC·Filed 2016·Granted Feb 13, 2018·0 cites·22 claims
- 2564US8176347B1Microprocessor that performs adaptive power throttlingGASKINS DARIUS D·Filed 2012·Granted May 8, 2012·1 cites·20 claims
- 2660US9594690B2Multi-core microprocessor power gating cache restoral programming mechanismVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2014·Granted Mar 14, 2017·0 cites·21 claims
- 2760US9594691B2Multi-core programming apparatus and method for restoring data arrays following a power gating eventVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2014·Granted Mar 14, 2017·0 cites·21 claims
- 2860US9582429B2Multi-core data array power gating cache restoral programming mechanismVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2014·Granted Feb 28, 2017·0 cites·21 claims
- 2957US9395802B2Multi-core data array power gating restoral mechanismVIA TECH INC·Filed 2014·Granted Jul 19, 2016·1 cites·21 claims
- 3052US9524241B2Multi-core microprocessor power gating cache restoral mechanismVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2014·Granted Dec 20, 2016·0 cites·21 claims
- 3151US9606933B2Multi-core apparatus and method for restoring data arrays following a power gating eventVIA ALLIANCE SEMICONDUCTOR CO LTD·Filed 2014·Granted Mar 28, 2017·0 cites·21 claims
- 3248US10204056B2Dynamic cache enlarging by counting evictionsVIA TECH INC·Filed 2014·Granted Feb 12, 2019·0 cites·18 claims
Join the waitlist — get patent alerts
Get an alert when Stephan Gaskins files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →