Inventor · disambiguated record
Tathagato Rai Dastidar
Also filed as: DASTIDAR TATHAGATO RAI
13 granted patents·3 pending applications·36 citations·filing 2004–2019
87Inventor score
Top patents by PatentIndex Score
16 records- 0180US7254791B1Method of measuring test coverage of backend verification runsets and automatically identifying ways to improve the test suiteNAT SEMICONDUCTOR CORP·Filed 2005·Granted Aug 7, 2007·12 cites·2 claims
- 0273US7246334B1Topological analysis based method for identifying state nodes in a sequential digital circuit at the transistor levelNAT SEMICONDUCTOR CORP·Filed 2005·Granted Jul 17, 2007·8 cites·2 claims
- 0372US11340439B2Method and system for auto focusing a microscopic imaging systemSIGTUPLE TECH PRIVATE LIMITED·Filed 2019·Granted May 24, 2022·2 cites·30 claims
- 0468US7412695B1Transient state nodes and a method for their identificationNAT SEMICONDUCTOR CORP·Filed 2005·Granted Aug 12, 2008·6 cites·2 claims
- 0560US7216307B1Method of identifying state nodes at the transistor level in a sequential digital circuit using minimum combinatorial feedback loopNAT SEMICONDUCTOR CORP·Filed 2005·Granted May 8, 2007·2 cites·29 claims
- 0655US7333924B1Method and system for device level simulation of large semiconductor memories and other circuitsNAT SEMICONDUCTOR CORP·Filed 2004·Granted Feb 19, 2008·6 cites·9 claims
- 0754US10881382B2Method and system for determining quality of semen sampleSIGTUPLE TECH PRIVATE LIMITED·Filed 2017·Granted Jan 5, 2021·0 cites·20 claims
- 0852US2020209221A1A method and system for evaluating quality of semen sampleSIGTUPLE TECH PRIVATE LIMITED·Filed 2017·Application pending·0 cites
- 0950US2009300558A1Use of state nodes for efficient simulation of large digital circuits at the transistor levelNAT SEMICONDUCTOR CORP·Filed 2009·Application pending·0 cites
- 1047US7647571B1Method of identifying state nodes at the transistor level in a sequential digital circuitNAT SEMICONDUCTOR CORP·Filed 2007·Granted Jan 12, 2010·0 cites·20 claims
- 1145US2020211192A1Method and system for generating a structure map for retinal imagesSIGTUPLE TECH PRIVATE LIMITED·Filed 2019·Application pending·0 cites
- 1244US7581199B1Use of state nodes for efficient simulation of large digital circuits at the transistor levelNAT SEMICONDUCTOR CORP·Filed 2005·Granted Aug 25, 2009·0 cites·2 claims
- 1341US11269172B2Method and system for reconstructing a field of viewSIGTUPLE TECH PRIVATE LIMITED·Filed 2018·Granted Mar 8, 2022·0 cites·14 claims
- 1436US11187644B2Method and system for determining total count of red blood cells in peripheral blood smearSIGTUPLE TECH PRIVATE LIMITED·Filed 2018·Granted Nov 30, 2021·0 cites·16 claims
- 1535US10699417B2Method and system for acquisition of optimal images of object in multi-layer sampleSIGTUPLE TECH PRIVATE LIMITED·Filed 2017·Granted Jun 30, 2020·0 cites·22 claims
- 1632US11189027B2Method and system for determining area to be scanned in peripheral blood smear for analysisSIGTUPLE TECH PRIVATE LIMITED·Filed 2018·Granted Nov 30, 2021·0 cites·26 claims
Join the waitlist — get patent alerts
Get an alert when Tathagato Rai Dastidar files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →