Inventor · disambiguated record
Tak K. Young
Also filed as: YOUNG TAK K
3 granted patents·173 citations·filing 1997–1998
77Inventor score
Files withSYNOPSYS INC3
Top patents by PatentIndex Score
3 records- 0186US6249898B1Method and system for reliability analysis of CMOS VLSI circuits based on stage partitioning and node activitiesSYNOPSYS INC·Filed 1998·Granted Jun 19, 2001·80 cites·39 claims
- 0266US5933358AMethod and system of performing voltage drop analysis for power supply networks of VLSI circuitsSYNOPSYS INC·Filed 1997·Granted Aug 3, 1999·57 cites·22 claims
- 0355US5878053AHierarchial power network simulation and analysis tool for reliability testing of deep submicron IC designsSYNOPSYS INC·Filed 1997·Granted Mar 2, 1999·36 cites·22 claims
Join the waitlist — get patent alerts
Get an alert when Tak K. Young files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →