Inventor · disambiguated record
Terence M. Potter
Also filed as: POTTER TERENCE M · POTTER TERENCE MATTHEW
104 granted patents·4 pending applications·1,551 citations·filing 1992–2025
99Inventor score
Top patents by PatentIndex Score
108 records- 0194US10324726B1Providing instruction characteristics to graphics scheduling circuitry based on decoded instructionsAPPLE INC·Filed 2017·Granted Jun 18, 2019·24 cites·20 claims
- 0293US11645084B2SIMD operand permutation with selection from among multiple registersAPPLE INC·Filed 2021·Granted May 9, 2023·2 cites·20 claims
- 0392US5724565AMethod and system for processing first and second sets of instructions by first and second types of processing systemsIBM·Filed 1995·Granted Mar 3, 1998·200 cites·16 claims
- 0490US11360780B2Instruction-level context switch in SIMD processorAPPLE INC·Filed 2020·Granted Jun 14, 2022·3 cites·20 claims
- 0589US9600288B1Result bypass cachePOTTER TERENCE M·Filed 2012·Granted Mar 21, 2017·22 cites·25 claims
- 0689US9128697B1Computer numerical storage format with precision type indicatorPOTTER TERENCE M·Filed 2012·Granted Sep 8, 2015·16 cites·20 claims
- 0787US11829298B2On-demand memory allocationAPPLE INC·Filed 2020·Granted Nov 28, 2023·2 cites·14 claims
- 0886US10990445B2Hardware resource allocation system for allocating resources to threadsAPPLE INC·Filed 2017·Granted Apr 27, 2021·7 cites·16 claims
- 0986US6260131B1Method and apparatus for TLB memory orderingINTRINSITY INC·Filed 1998·Granted Jul 10, 2001·133 cites·20 claims
- 1085US11126439B2SIMD operand permutation with selection from among multiple registersAPPLE INC·Filed 2019·Granted Sep 21, 2021·3 cites·20 claims
- 1184US9417843B2Extended multiplyAPPLE INC·Filed 2013·Granted Aug 16, 2016·7 cites·20 claims
- 1284US6066965AMethod and apparatus for a N-nary logic circuit using 1 of 4 signalsEVSX INC·Filed 1998·Granted May 23, 2000·48 cites·16 claims
- 1382US10089077B1Parallel processing circuitry for encoded fields of related threadsAPPLE INC·Filed 2017·Granted Oct 2, 2018·4 cites·20 claims
- 1481US2025355665A1Hardware Support for Conversion between Integer and Floating-Point DataAPPLE INC·Filed 2025·Application pending·0 cites
- 1580US11204774B1Thread-group-scoped gate instructionAPPLE INC·Filed 2020·Granted Dec 21, 2021·1 cites·20 claims
- 1680US9785567B2Operand cache control techniquesAPPLE INC·Filed 2015·Granted Oct 10, 2017·3 cites·20 claims
- 1780US6107835AMethod and apparatus for a logic circuit with constant power consumptionINTRINSITY INC·Filed 1998·Granted Aug 22, 2000·36 cites·20 claims
- 1880US6069497AMethod and apparatus for a N-nary logic circuit using 1 of N signalsEVSX INC·Filed 1998·Granted May 30, 2000·40 cites·24 claims
- 1979US12265474B2On-demand memory allocationAPPLE INC·Filed 2023·Granted Apr 1, 2025·0 cites·20 claims
- 2079US9652233B2Hint values for use with an operand cacheAPPLE INC·Filed 2013·Granted May 16, 2017·6 cites·20 claims
- 2179US6211456B1Method and apparatus for routing 1 of 4 signalsINTRINSITY INC·Filed 1998·Granted Apr 3, 2001·34 cites·20 claims
- 2278US12405786B1Hardware support for conversion between integer and floating-point dataAPPLE INC·Filed 2024·Granted Sep 2, 2025·0 cites·20 claims
- 2378US2025284644A1On-demand Memory AllocationAPPLE INC·Filed 2025·Application pending·0 cites
- 2477US10795730B2Graphics hardware driven pause for quality of service adjustmentAPPLE INC·Filed 2018·Granted Oct 6, 2020·2 cites·20 claims
- 2577US10678548B2Pipelined allocation for operand cacheAPPLE INC·Filed 2018·Granted Jun 9, 2020·2 cites·20 claims
- 2677US9183611B2Apparatus implementing instructions that impose pipeline interdependenciesAPPLE INC·Filed 2013·Granted Nov 10, 2015·4 cites·20 claims
- 2777US6349387B1Dynamic adjustment of the clock rate in logic circuitsINTRINSITY INC·Filed 2000·Granted Feb 19, 2002·17 cites·20 claims
- 2877US6118304AMethod and apparatus for logic synchronizationINTRINSITY INC·Filed 1998·Granted Sep 12, 2000·33 cites·25 claims
- 2976US12008377B2SIMD operand permutation with selection from among multiple registersAPPLE INC·Filed 2023·Granted Jun 11, 2024·0 cites·20 claims
- 3076US9459869B2Intelligent caching for an operand cacheAPPLE INC·Filed 2013·Granted Oct 4, 2016·4 cites·19 claims
- 3176US9378146B2Operand cache designAPPLE INC·Filed 2013·Granted Jun 28, 2016·4 cites·18 claims
- 3275US9619394B2Operand cache flush, eviction, and clean techniques using hint information and dirty informationAPPLE INC·Filed 2015·Granted Apr 11, 2017·2 cites·20 claims
- 3375US9264066B2Type conversion using floating-point unitAPPLE INC·Filed 2013·Granted Feb 16, 2016·5 cites·14 claims
- 3475US5392228AResult normalizer and method of operationMOTOROLA INC·Filed 1993·Granted Feb 21, 1995·67 cites·5 claims
- 3573US11521343B2Graphics memory space for shader coreAPPLE INC·Filed 2020·Granted Dec 6, 2022·0 cites·20 claims
- 3673US10282169B2Floating-point multiply-add with down-conversionAPPLE INC·Filed 2016·Granted May 7, 2019·2 cites·20 claims
- 3773US6275841B11-of-4 multiplierINTRINSITY INC·Filed 1998·Granted Aug 14, 2001·33 cites·24 claims
- 3872US10699368B1Memory allocation techniques for graphics shaderAPPLE INC·Filed 2017·Granted Jun 30, 2020·2 cites·20 claims
- 3972US6956406B2Static storage element for dynamic logicINTRINSITY INC·Filed 2002·Granted Oct 18, 2005·15 cites·18 claims
- 4072US6370632B1Method and apparatus that enforces a regional memory model in hierarchical memory systemsINTRINSITY INC·Filed 1998·Granted Apr 9, 2002·63 cites·9 claims
- 4172US5880983AFloating point split multiply/add system which has infinite precisionIBM·Filed 1996·Granted Mar 9, 1999·64 cites·42 claims
- 4272US5740419AProcessor and method for speculatively executing an instruction loopIBM·Filed 1996·Granted Apr 14, 1998·62 cites·25 claims
- 4371US12505047B2Private memory management using utility threadAPPLE INC·Filed 2023·Granted Dec 23, 2025·0 cites·18 claims
- 4471US11294672B2Routing circuitry for permutation of single-instruction multiple-data operandsAPPLE INC·Filed 2019·Granted Apr 5, 2022·1 cites·20 claims
- 4571US10930047B2Resource synchronization for graphics processingAPPLE INC·Filed 2019·Granted Feb 23, 2021·1 cites·20 claims
- 4671US9632785B2Instruction source specificationAPPLE INC·Filed 2016·Granted Apr 25, 2017·1 cites·20 claims
- 4771US6460134B1Method and apparatus for a late pipeline enhanced floating point unitINTRINSITY INC·Filed 1998·Granted Oct 1, 2002·24 cites·9 claims
- 4871US6275838B1Method and apparatus for an enhanced floating point unit with graphics and integer capabilitiesINTRINSITY INC·Filed 1998·Granted Aug 14, 2001·59 cites·12 claims
- 4971US2025124643A1Tiled Processor Communication FabricAPPLE INC·Filed 2024·Application pending·0 cites
- 5069US11256518B2Datapath circuitry for math operations using SIMD pipelinesAPPLE INC·Filed 2019·Granted Feb 22, 2022·1 cites·20 claims
Showing the top 50 of 108 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when Terence M. Potter files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →