Inventor · disambiguated record
Thomas Strach
Also filed as: STRACH THOMAS
21 granted patents·53 citations·filing 2005–2019
93Inventor score
Top patents by PatentIndex Score
21 records- 0192US11112846B2Predictive on-chip voltage simulation to detect near-future under voltage conditionsIBM·Filed 2018·Granted Sep 7, 2021·11 cites·15 claims
- 0291US9839131B2Embedding a discrete electrical device in a printed circuit boardIBM·Filed 2015·Granted Dec 5, 2017·7 cites·19 claims
- 0391US9673179B1Discrete electronic device embedded in chip moduleIBM·Filed 2016·Granted Jun 6, 2017·6 cites·20 claims
- 0486US9740813B1Layout effect characterization for integrated circuitsIBM·Filed 2016·Granted Aug 22, 2017·4 cites·15 claims
- 0586US9141421B2Reducing power grid noise in a processor while minimizing performance lossIBM·Filed 2012·Granted Sep 22, 2015·8 cites·11 claims
- 0684US9804231B2Power noise histogram of a computer systemGLOBALFOUNDRIES INC·Filed 2014·Granted Oct 31, 2017·7 cites·17 claims
- 0778US10461715B1Mitigating power noise using a current supplyIBM·Filed 2018·Granted Oct 29, 2019·2 cites·20 claims
- 0871US9980385B2Discrete electronic device embedded in chip moduleIBM·Filed 2017·Granted May 22, 2018·1 cites·20 claims
- 0969US9684759B2De-coupling capacitance placementIBM·Filed 2015·Granted Jun 20, 2017·1 cites·13 claims
- 1069US7266788B2Via/BSM pattern optimization to reduce DC gradients and pin current density on single and multi-chip modulesIBM·Filed 2005·Granted Sep 4, 2007·4 cites·18 claims
- 1168US10145892B2Increasing the resolution of on-chip measurement circuitsIBM·Filed 2016·Granted Dec 4, 2018·1 cites·16 claims
- 1268US9679099B2De-coupling capacitance placementIBM·Filed 2015·Granted Jun 13, 2017·1 cites·20 claims
- 1362US10734317B2Discrete electronic device embedded in chip moduleIBM·Filed 2019·Granted Aug 4, 2020·0 cites·10 claims
- 1459US10354946B2Discrete electronic device embedded in chip moduleIBM·Filed 2018·Granted Jul 16, 2019·0 cites·16 claims
- 1558US10725517B2Distributed on chip network to mitigate voltage droopsIBM·Filed 2019·Granted Jul 28, 2020·0 cites·20 claims
- 1658US10114914B2Layout effect characterization for integrated circuitsIBM·Filed 2017·Granted Oct 30, 2018·0 cites·15 claims
- 1758US9904748B1Layout effect characterization for integrated circuitsIBM·Filed 2017·Granted Feb 27, 2018·0 cites·14 claims
- 1855US9146772B2Reducing power grid noise in a processor while minimizing performance lossIBM·Filed 2013·Granted Sep 29, 2015·0 cites·9 claims
- 1954US11586267B2Fine resolution on-chip voltage simulation to prevent under voltage conditionsIBM·Filed 2018·Granted Feb 21, 2023·0 cites·18 claims
- 2054US10481662B2Distributed on chip network to mitigate voltage droopsIBM·Filed 2016·Granted Nov 19, 2019·0 cites·20 claims
- 2154US10149388B2Method for embedding a discrete electrical device in a printed circuit boardIBM·Filed 2016·Granted Dec 4, 2018·0 cites·19 claims
Join the waitlist — get patent alerts
Get an alert when Thomas Strach files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →