Inventor · disambiguated record
Tomoyuki Ishizu
Also filed as: ISHIZU TOMOYUKI
6 granted patents·2 pending applications·21 citations·filing 2005–2013
77Inventor score
Top patents by PatentIndex Score
8 records- 0177US7792663B2Circuit simulation methodPANASONIC CORP·Filed 2007·Granted Sep 7, 2010·9 cites·21 claims
- 0266US8575703B2Semiconductor device layout reducing imbalance characteristics of paired transistorsISHIZU TOMOYUKI·Filed 2011·Granted Nov 5, 2013·3 cites·14 claims
- 0366US8555224B2Circuit simulation method and semiconductor integrated circuitISHIZU TOMOYUKI·Filed 2012·Granted Oct 8, 2013·3 cites·20 claims
- 0458US8271254B2Simulation model of BT instability of transistorKINOSHITA AKINARI·Filed 2007·Granted Sep 18, 2012·6 cites·11 claims
- 0545US9059018B2Semiconductor device layout reducing imbalance in characteristics of paired transistorsPANASONIC CORP·Filed 2013·Granted Jun 16, 2015·0 cites·11 claims
- 0640US2013056799A1Circuit simulation method and semiconductor integrated circuitPANASONIC CORP·Filed 2012·Application pending·0 cites
- 0739US2006142987A1Circuit simulation method and circuit simulation apparatusMATSUSHITA ELECTRIC INDUSTRIAL CO LTD·Filed 2005·Application pending·0 cites
- 0838US7964899B2Semiconductor device and method for manufacturing the same for improving the performance of mis transistorsPANASONIC CORP·Filed 2007·Granted Jun 21, 2011·0 cites·6 claims
Join the waitlist — get patent alerts
Get an alert when Tomoyuki Ishizu files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →