Inventor · disambiguated record
Umberto Garofano
Also filed as: GAROFANO UMBERTO
4 granted patents·1 pending application·10 citations·filing 2002–2011
66Inventor score
Top patents by PatentIndex Score
5 records- 0178US8302063B2Method and system to optimize semiconductor products for power, performance, noise, and cost through use of variable power supply voltage compressionBICKFORD JEANNE P·Filed 2010·Granted Oct 30, 2012·6 cites·20 claims
- 0255US8438520B2Early decoupling capacitor optimization method for hierarchical circuit designCARLSEN KURT A·Filed 2011·Granted May 7, 2013·1 cites·24 claims
- 0349US7110930B2Integrated circuit and package modelingIBM·Filed 2002·Granted Sep 19, 2006·3 cites·15 claims
- 0442US8521500B2Method and device for measuring integrated circuit power supply noise and calibration of power supply noise analysis modelsARSOVSKI IGOR·Filed 2010·Granted Aug 27, 2013·0 cites·33 claims
- 0541US2009112558A1Method for simultaneous circuit board and integrated circuit switching noise analysis and mitigationGAROFANO UMBERTO·Filed 2007·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Umberto Garofano files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →