Inventor · disambiguated record

Venuka Jayatilaka

Also filed as: JAYATILAKA VENUKA · JAYATILAKA VENUKA K

4 granted patents·24 citations·filing 2000–2003

74Inventor score

Technology areasH10P

Files withCYPRESS SEMICONDUCTOR CORP4

Top patents by PatentIndex Score

4 records

0166US6780771B1Forming a substantially planar upper surface at the outer edge of a semiconductor topographyCYPRESS SEMICONDUCTOR CORP·Filed 2001·Granted Aug 24, 2004·10 cites·20 claims
0258US6817903B1Process for reducing leakage in an integrated circuit with shallow trench isolated active areasCYPRESS SEMICONDUCTOR CORP·Filed 2000·Granted Nov 16, 2004·7 cites·11 claims
0352US8030172B1Isolation technology for submicron semiconductor devicesCYPRESS SEMICONDUCTOR CORP·Filed 2003·Granted Oct 4, 2011·4 cites·20 claims
0451US7157792B1Forming a substantially planar upper surface at the outer edge of a semiconductor topographyCYPRESS SEMICONDUCTOR CORP·Filed 2003·Granted Jan 2, 2007·3 cites·6 claims

Join the waitlist — get patent alerts

Get an alert when Venuka Jayatilaka files or is granted a new patent.

We store only your email — no account needed. See our privacy policy.

Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →