Inventor · disambiguated record
Vikranth Vemulapalli
Also filed as: VEMULAPALLI VIKRANTH
31 granted patents·16 pending applications·160 citations·filing 2016–2025
96Inventor score
Files withINTEL CORP47
Top patents by PatentIndex Score
47 records- 0198US11756150B2Disaggregation of system-on-chip (SOC) architectureINTEL CORP·Filed 2022·Granted Sep 12, 2023·5 cites·22 claims
- 0298US11676239B2Sparse optimizations for a matrix accelerator architectureINTEL CORP·Filed 2021·Granted Jun 13, 2023·10 cites·20 claims
- 0398US11620256B2Systems and methods for improving cache efficiency and utilizationINTEL CORP·Filed 2022·Granted Apr 4, 2023·36 cites·22 claims
- 0498US11410266B2Disaggregation of System-On-Chip (SOC) architectureINTEL CORP·Filed 2020·Granted Aug 9, 2022·6 cites·20 claims
- 0598US11113784B2Sparse optimizations for a matrix accelerator architectureINTEL CORP·Filed 2020·Granted Sep 7, 2021·46 cites·25 claims
- 0698US10803548B2Disaggregation of SOC architectureINTEL CORP·Filed 2019·Granted Oct 13, 2020·32 cites·20 claims
- 0794US10909039B2Data prefetching for graphics data processingINTEL CORP·Filed 2019·Granted Feb 2, 2021·5 cites·21 claims
- 0893US11409693B2Scalar core integrationINTEL CORP·Filed 2021·Granted Aug 9, 2022·2 cites·25 claims
- 0993US11016929B2Scalar core integrationINTEL CORP·Filed 2019·Granted May 25, 2021·7 cites·21 claims
- 1093US2025103548A1Systems and methods for improving cache efficiency and utilizationINTEL CORP·Filed 2024·Application pending·0 cites
- 1191US11762804B2Scalar core integrationINTEL CORP·Filed 2022·Granted Sep 19, 2023·1 cites·24 claims
- 1290US12210477B2Systems and methods for improving cache efficiency and utilizationINTEL CORP·Filed 2020·Granted Jan 28, 2025·2 cites·20 claims
- 1390US11386521B2Enabling product SKUS based on chiplet configurationsINTEL CORP·Filed 2021·Granted Jul 12, 2022·2 cites·20 claims
- 1488US10909652B2Enabling product SKUs based on chiplet configurationsINTEL CORP·Filed 2019·Granted Feb 2, 2021·4 cites·20 claims
- 1588US2025061535A1Disaggregation of system-on-chip (soc) architectureINTEL CORP·Filed 2024·Application pending·0 cites
- 1686US11709714B2Thread group scheduling for graphics processingINTEL CORP·Filed 2022·Granted Jul 25, 2023·1 cites·20 claims
- 1786US2025068588A1Scalar core integrationINTEL CORP·Filed 2024·Application pending·0 cites
- 1885US12112398B2Disaggregation of system-on-chip (SOC) architectureINTEL CORP·Filed 2023·Granted Oct 8, 2024·0 cites·20 claims
- 1985US12056789B2Disaggregation of system-on-chip (SOC) architectureINTEL CORP·Filed 2023·Granted Aug 6, 2024·0 cites·20 claims
- 2083US12117962B2Scalar core integrationINTEL CORP·Filed 2023·Granted Oct 15, 2024·0 cites·18 claims
- 2182US12293431B2Sparse optimizations for a matrix accelerator architectureINTEL CORP·Filed 2023·Granted May 6, 2025·0 cites·20 claims
- 2282US2024256456A1Data prefetching for graphics data processingINTEL CORP·Filed 2023·Application pending·0 cites
- 2382US2025104179A1Enabling product skus based on chiplet configurationsINTEL CORP·Filed 2024·Application pending·0 cites
- 2481US2025209564A1Sparse optimizations for a matrix accelerator architectureINTEL CORP·Filed 2025·Application pending·0 cites
- 2577US11763416B2Disaggregation of system-on-chip (SOC) architectureINTEL CORP·Filed 2021·Granted Sep 19, 2023·0 cites·20 claims
- 2676US11892950B2Data prefetching for graphics data processingINTEL CORP·Filed 2022·Granted Feb 6, 2024·0 cites·13 claims
- 2773US12141890B2Enabling product SKUs based on chiplet configurationsINTEL CORP·Filed 2022·Granted Nov 12, 2024·0 cites·23 claims
- 2873US2025053452A1Stack access throttling for synchronous ray tracingINTEL CORP·Filed 2024·Application pending·0 cites
- 2973US2024028404A1Thread group scheduling for graphics processingINTEL CORP·Filed 2023·Application pending·0 cites
- 3073US2025199858A1Multiple register allocation sizes for threadsINTEL CORP·Filed 2024·Application pending·0 cites
- 3170US11409658B2Data prefetching for graphics data processingINTEL CORP·Filed 2021·Granted Aug 9, 2022·0 cites·18 claims
- 3269US11416411B2Preemptive page fault handlingINTEL CORP·Filed 2019·Granted Aug 16, 2022·1 cites·4 claims
- 3368US12045658B2Stack access throttling for synchronous ray tracingINTEL CORP·Filed 2022·Granted Jul 23, 2024·0 cites·21 claims
- 3466US12386617B2Gathering payload from arbitrary registers for send messages in a graphics environmentINTEL CORP·Filed 2021·Granted Aug 12, 2025·0 cites·20 claims
- 3564US12210905B2Multiple register allocation sizes for threadsINTEL CORP·Filed 2021·Granted Jan 28, 2025·0 cites·20 claims
- 3663US11281496B2Thread group scheduling for graphics processingINTEL CORP·Filed 2019·Granted Mar 22, 2022·0 cites·20 claims
- 3758US10769751B2Single input multiple data processing mechanismINTEL CORP·Filed 2019·Granted Sep 8, 2020·0 cites·6 claims
- 3855US2022156068A1Method and apparatus for minimally intrusive instruction pointer-aware processing resource activity profilingINTEL CORP·Filed 2021·Application pending·0 cites
- 3955US2025232511A1Graphics processor mid-thread preemptionINTEL CORP·Filed 2024·Application pending·0 cites
- 4054US12333306B2High performance constant cache and constant access mechanismsINTEL CORP·Filed 2021·Granted Jun 17, 2025·0 cites·14 claims
- 4154US2025231769A1Bindless thread dispatch mid-thread preemption on a graphics processorINTEL CORP·Filed 2024·Application pending·0 cites
- 4253US11210094B2Method and apparatus for minimally intrusive instruction pointer-aware processing resource activity profilingINTEL CORP·Filed 2019·Granted Dec 28, 2021·0 cites·23 claims
- 4352US10417730B2Single input multiple data processing mechanismINTEL CORP·Filed 2016·Granted Sep 17, 2019·0 cites·9 claims
- 4452US2024168764A1Supporting and load balancing multiple double precision pipelines in a graphics environmentINTEL CORP·Filed 2022·Application pending·0 cites
- 4548US2024160478A1Increasing processing resources in processing cores of a graphics environmentINTEL CORP·Filed 2022·Application pending·0 cites
- 4643US2020293365A1Transactional page fault handlingINTEL CORP·Filed 2019·Application pending·0 cites
- 4740US2019265973A1Fusion of SIMD Processing UnitsINTEL CORP·Filed 2018·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Vikranth Vemulapalli files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →