Inventor · disambiguated record
Zeev Sperber
Also filed as: SPERBER ZEEV
211 granted patents·54 pending applications·1,153 citations·filing 1999–2025
99Inventor score
Top patents by PatentIndex Score
265 records- 0199US12039332B2Systems, methods, and apparatus for matrix moveINTEL CORP·Filed 2022·Granted Jul 16, 2024·7 cites·20 claims
- 0298US11977886B2Systems, methods, and apparatuses for tile storeINTEL CORP·Filed 2022·Granted May 7, 2024·7 cites·20 claims
- 0398US11893389B2Systems and methods for performing 16-bit floating-point matrix dot product instructionsINTEL CORP·Filed 2023·Granted Feb 6, 2024·7 cites·24 claims
- 0498US11847452B2Systems, methods, and apparatus for tile configurationINTEL CORP·Filed 2021·Granted Dec 19, 2023·7 cites·20 claims
- 0598US11714642B2Systems, methods, and apparatuses for tile storeINTEL CORP·Filed 2022·Granted Aug 1, 2023·7 cites·19 claims
- 0698US11614936B2Systems and methods for performing 16-bit floating-point matrix dot product instructionsINTEL CORP·Filed 2021·Granted Mar 28, 2023·7 cites·31 claims
- 0798US11609762B2Systems and methods to load a tile register pairINTEL CORP·Filed 2021·Granted Mar 21, 2023·7 cites·26 claims
- 0898US11163565B2Systems, methods, and apparatuses for dot production operationsINTEL CORP·Filed 2017·Granted Nov 2, 2021·24 cites·20 claims
- 0998US11086623B2Systems, methods, and apparatuses for tile matrix multiplication and accumulationINTEL CORP·Filed 2017·Granted Aug 10, 2021·32 cites·20 claims
- 1098US10877756B2Systems, methods, and apparatuses for tile diagonalINTEL CORP·Filed 2017·Granted Dec 29, 2020·16 cites·20 claims
- 1198US10866786B2Systems and methods for performing instructions to transpose rectangular tilesINTEL CORP·Filed 2018·Granted Dec 15, 2020·27 cites·20 claims
- 1297US12020028B2Apparatuses, methods, and systems for 8-bit floating-point matrix dot product instructionsINTEL CORP·Filed 2020·Granted Jun 25, 2024·7 cites·24 claims
- 1397US11972230B2Matrix transpose and multiplyINTEL CORP·Filed 2020·Granted Apr 30, 2024·9 cites·20 claims
- 1497US11941395B2Apparatuses, methods, and systems for instructions for 16-bit floating-point matrix dot product instructionsINTEL CORP·Filed 2020·Granted Mar 26, 2024·7 cites·24 claims
- 1597US11645077B2Systems and methods to zero a tile register pairINTEL CORP·Filed 2021·Granted May 9, 2023·7 cites·31 claims
- 1697US11403071B2Systems and methods for performing instructions to transpose rectangular tilesINTEL CORP·Filed 2020·Granted Aug 2, 2022·7 cites·21 claims
- 1797US11200055B2Systems, methods, and apparatuses for matrix add, subtract, and multiplyINTEL CORP·Filed 2017·Granted Dec 14, 2021·14 cites·20 claims
- 1897US11093247B2Systems and methods to load a tile register pairINTEL CORP·Filed 2017·Granted Aug 17, 2021·22 cites·21 claims
- 1997US11080048B2Systems, methods, and apparatus for tile configurationINTEL CORP·Filed 2017·Granted Aug 3, 2021·14 cites·11 claims
- 2097US10963246B2Systems and methods for performing 16-bit floating-point matrix dot product instructionsINTEL CORP·Filed 2018·Granted Mar 30, 2021·22 cites·20 claims
- 2196US11567765B2Systems, methods, and apparatuses for tile loadINTEL CORP·Filed 2017·Granted Jan 31, 2023·8 cites·20 claims
- 2296US11288068B2Systems, methods, and apparatus for matrix moveINTEL CORP·Filed 2017·Granted Mar 29, 2022·7 cites·17 claims
- 2396US11175891B2Systems and methods to perform floating-point addition with selected roundingINTEL CORP·Filed 2019·Granted Nov 16, 2021·19 cites·20 claims
- 2496US11023235B2Systems and methods to zero a tile register pairINTEL CORP·Filed 2017·Granted Jun 1, 2021·22 cites·25 claims
- 2596US11016731B2Using Fuzzy-Jbit location of floating-point multiply-accumulate resultsINTEL CORP·Filed 2019·Granted May 25, 2021·15 cites·20 claims
- 2696US8914613B2Vector shuffle instructions operating on multiple lanes each having a plurality of data elements using a same set of per-lane control bitsSPERBER ZEEV·Filed 2011·Granted Dec 16, 2014·22 cites·27 claims
- 2795US11809869B2Systems and methods to store a tile register pair to memoryINTEL CORP·Filed 2017·Granted Nov 7, 2023·12 cites·22 claims
- 2895US11669326B2Systems, methods, and apparatuses for dot product operationsINTEL CORP·Filed 2017·Granted Jun 6, 2023·15 cites·21 claims
- 2995US11544058B2Systems, apparatuses, and methods for fused multiply addINTEL CORP·Filed 2021·Granted Jan 3, 2023·2 cites·20 claims
- 3095US11526354B2Systems, apparatuses, and methods for fused multiply addINTEL CORP·Filed 2021·Granted Dec 13, 2022·2 cites·20 claims
- 3195US11360770B2Systems, methods, and apparatuses for zeroing a matrixINTEL CORP·Filed 2017·Granted Jun 14, 2022·7 cites·20 claims
- 3295US11288069B2Systems, methods, and apparatuses for tile storeINTEL CORP·Filed 2017·Granted Mar 29, 2022·7 cites·17 claims
- 3395US11263008B2Systems, methods, and apparatuses for tile broadcastINTEL CORP·Filed 2017·Granted Mar 1, 2022·7 cites·20 claims
- 3495US9672034B2Vector shuffle instructions operating on multiple lanes each having a plurality of data elements using a same set of per-lane control bitsINTEL CORP·Filed 2013·Granted Jun 6, 2017·17 cites·21 claims
- 3594US11816483B2Systems, methods, and apparatuses for matrix operationsINTEL CORP·Filed 2017·Granted Nov 14, 2023·11 cites·21 claims
- 3694US11526353B2Systems, apparatuses, and methods for fused multiply addINTEL CORP·Filed 2021·Granted Dec 13, 2022·2 cites·26 claims
- 3794US11507369B2Systems, apparatuses, and methods for fused multiply addINTEL CORP·Filed 2021·Granted Nov 22, 2022·2 cites·28 claims
- 3894US11372643B2Systems and methods for performing instructions to convert to 16-bit floating-point formatINTEL CORP·Filed 2018·Granted Jun 28, 2022·7 cites·16 claims
- 3994US11169802B2Systems, apparatuses, and methods for fused multiply addINTEL CORP·Filed 2016·Granted Nov 9, 2021·8 cites·10 claims
- 4094US6557083B1Memory system for multiple data typesINTEL CORP·Filed 2000·Granted Apr 29, 2003·102 cites·10 claims
- 4193US10990397B2Apparatuses, methods, and systems for transpose instructions of a matrix operations acceleratorINTEL CORP·Filed 2019·Granted Apr 27, 2021·14 cites·24 claims
- 4293US8078836B2Vector shuffle instructions operating on multiple lanes each having a plurality of data elements using a common set of per-lane control bitsSPERBER ZEEV·Filed 2007·Granted Dec 13, 2011·21 cites·37 claims
- 4392US12260213B2Systems, methods, and apparatuses for matrix add, subtract, and multiplyINTEL CORP·Filed 2021·Granted Mar 25, 2025·1 cites·18 claims
- 4492US11789729B2Systems and methods for computing dot products of nibbles in two tile operandsINTEL CORP·Filed 2017·Granted Oct 17, 2023·7 cites·21 claims
- 4592US8972697B2Gather using index array and finite state machineSPERBER ZEEV·Filed 2012·Granted Mar 3, 2015·17 cites·26 claims
- 4692US2025117222A1Systems, methods, and apparatuses for tile matrix multiplication and accumulationINTEL CORP·Filed 2024·Application pending·0 cites
- 4792US2025117221A1Systems, methods, and apparatuses for tile transposeINTEL CORP·Filed 2024·Application pending·0 cites
- 4891US11036504B2Systems and methods for performing 16-bit floating-point vector dot product instructionsINTEL CORP·Filed 2020·Granted Jun 15, 2021·2 cites·30 claims
- 4990US12147804B2Systems, methods, and apparatuses for tile matrix multiplication and accumulationINTEL CORP·Filed 2021·Granted Nov 19, 2024·1 cites·21 claims
- 5090US9898285B2Method and apparatus for performing logical compare operationsINTEL CORP·Filed 2016·Granted Feb 20, 2018·4 cites·10 claims
Showing the top 50 of 265 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when Zeev Sperber files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →