Inventor · disambiguated record

Frederico Nascimento-Yoshida

Also filed as: NASCIMENTO-YOSHIDA FREDERICO

1 granted patent·0 citations·filing 2017–2017

7Inventor score

Technology areasG06F

Files withCADENCE DESIGN SYSTEMS INC1

Top patents by PatentIndex Score

1 record

0137US10521531B1System, method, and computer program product for range-based clock analysis associated with the formal verification of an electronic circuit designCADENCE DESIGN SYSTEMS INC·Filed 2017·Granted Dec 31, 2019·0 cites·17 claims

Join the waitlist — get patent alerts

Get an alert when Frederico Nascimento-Yoshida files or is granted a new patent.

We store only your email — no account needed. See our privacy policy.

Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →