SiGe p-channel tri-gate transistor based on bulk silicon and fabrication method thereof

Abstract

A p-channel tri-gate transistor has a silicon fin that protrudes from a bulk silicon substrate, a thin silicon-germanium active layer is formed on three sidewalls of the silicon fin, and a hole well is formed between the gate insulating film and the silicon fin in the active layer surrounded by the tri-gate by a valence band offset electric potential against the silicon fin for moving holes collected in the hole well along the active layer with a high hole-mobility. Thus, it is possible to have the effects of not only an ultra-high speed, low power operation, but also a body biasing through an integral structure of the silicon fin-body. The p-channel tri-gate transistor can be fabricated together with an n-channel FinFET transistor in one substrate by the same CMOS process.

What is claimed is: 
     
       1. A method for fabricating a p-channel tri-gate transistor comprising:
 a first step of depositing an etching stopper thin film on a bulk silicon substrate for a planarization process; 
 a second step of forming an etching mask on the etching stopper thin film and etching the etching stopper thin film and the bulk silicon substrate for forming an etching stopper pattern, source/drain supporters and a silicon fin; 
 a third step of depositing an isolation insulating film material on the bulk silicon substrate and polishing by a CMP process until the etching stopper pattern is exposed; 
 a fourth step of further etching the isolation insulating film material to a predetermined depth and removing the etching stopper pattern for protruding the source/drain supporters and the silicon fin from the isolation insulating film to a predetermined height; 
 a fifth step of forming a silicon-germanium active layer having a predetermined thickness on the protruded source/drain supporters and the protruded silicon fin; 
 a sixth step of forming a gate insulating film on the active layer; and 
 a seventh step of depositing a gate material on the gate insulating film and forming a tri-gate to surround three sidewalls of the silicon fin by patterning and etching, 
 wherein the thickness of the silicon-germanium active layer is reduced by forming the gate insulating film in the sixth step. 
 
     
     
       2. The method of  claim 1 ,
 wherein the etching mask of the second step is formed by a sidewall spacer patterning process or EUVL (extreme ultraviolet lithography) for forming the silicon fin with a width smaller than that of the source/drain supporter, and 
 wherein the active layer of the fifth step is directly grown as a silicon-germanium layer having a germanium content on the exposed surfaces of the source/drain supporters and the silicon fin. 
 
     
     
       3. The method of  claim 2 , wherein the gate insulating film of the sixth step is a silicon oxide film generated from a surface of the active layer, and the active layer has increased germanium content toward the source/drain supporters and the silicon fin as a result of a germanium condensation process of the active layer by a thermal oxidation process. 
     
     
       4. The method of  claim 3 , wherein the gate insulating film further comprises a high-κ film having permittivity higher than that of the silicon oxide film on the silicon oxide film after forming the silicon oxide film by the thermal oxidation process. 
     
     
       5. The method of  claim 4 , wherein the thickness of the active layer is 1 to 5 nm. 
     
     
       6. The method of  claim 1 , wherein the silicon substrate is an intrinsic substrate doped with no impurity or an n-type substrate doped with n-type impurity, and wherein, after the seventh step, the method further comprises steps of removing a gate insulating film by the tri-gate as an etching mask and processing an ion implantation with a p-type impurity. 
     
     
       7. The method of  claim 6 , wherein the second step forms a plurality of etching masks in a row with a predetermined interval by a fineness pattern and forms a plurality of silicon fins side by side between the source and the drain supporters by etching the bulk silicon substrate through the plurality of etching masks.