US11442801B2ActiveUtilityA1

Error rate measuring apparatus and error counting method

52
Assignee: ANRITSU CORPPriority: Mar 13, 2020Filed: Feb 8, 2021Granted: Sep 13, 2022
Est. expiryMar 13, 2040(~13.7 yrs left)· nominal 20-yr term from priority
Inventors:Hiroyuki Onuma
G06F 11/263G06F 11/0772G06F 11/1048G06F 11/076G06F 11/326
52
PatentIndex Score
0
Cited by
3
References
8
Claims

Abstract

An error rate measuring apparatus includes an operation unit that sets one Codeword length and one FEC Symbol length of FEC according to a communication standard of a device under test, data division means for dividing symbol string data obtained by converting a signal received from the device under test into MSB data and LSB data, a data comparison unit that compares each of the divided MSB data and LSB data with error data to detect MSB errors and LSB errors of each one Codeword length, and detects FEC Symbol Errors of each of the MSB data and the LSB data at one FEC Symbol interval, and error counting means for counting the detected MSB errors and LSB errors, and counting the FEC Symbol Errors.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
       1. An error rate measuring apparatus comprising:
 a transceiver configured to:
 transmit a non return to zero (NRZ) signal of a known pattern as a test signal to a device under test; and 
 receive, from the device under test, a signal outputted from the device under test compliant with an input of the test signal; and 
 
 a processor configured to:
 set one Codeword length and one FEC Symbol length of the FEC according to a communication standard of a device under test; 
 compare bit string data obtained by converting the signal received from the device under test with predetermined error data to detect errors of each one Codeword length, and detect FEC Symbol Errors of the bit string data at one FEC Symbol interval; 
 count the number of errors and the number of FEC Symbol Errors of each one Codeword length as the comparison result; 
 determine whether a forward error correction (FEC) operation of the device under test is possible or not based on a comparison result of the signal received from the device under test and the test signal; and 
 output a determination result of whether or not the FEC operation of the device under test is possible on a display screen with the number of counted FEC Symbol Errors for performing debugging. 
 
 
     
     
       2. The error rate measuring apparatus according to  claim 1 , wherein
 the display screen is configured to display an error rate and an error count value based on a result of the counting. 
 
     
     
       3. An error rate measuring apparatus comprising:
 a transceiver configured to:
 transmit a non return to zero (NRZ) signal of a known pattern as a test signal to a device under test; and 
 receive, from the device under test, a signal outputted from the device under test compliant with an input of the test signal; and 
 
 a processor configured to:
 set one Codeword length and one FEC Symbol length of the FEC according to a communication standard of the device under test; 
 divide symbol string data obtained by converting the signal received from the device under test into most significant bit (MSB) string data and least significant bit (LSB) string data; 
 compare each of the most significant bit string data and the least significant bit string data with predetermined error data to detect most significant bit errors and least significant bit errors of each one Codeword length and detect FEC Symbol Errors of each of the most significant bit string data and the least significant bit string data at one FEC Symbol interval; 
 count the number of most significant bit errors and the number of least significant bit errors, and the number of FEC Symbol Errors as a comparison result; 
 determine whether a forward error correction (FEC) operation of the device under test is possible or not based on the comparison result; and 
 output a determination result of whether or not the FEC operation of the device under test is possible on a display screen with the number of counted FEC Symbol Errors for performing debugging. 
 
 
     
     
       4. The error rate measuring apparatus according to  claim 3 , wherein
 the display screen is configured to display an error rate and an error count value based on a result of the counting. 
 
     
     
       5. An error counting method for operating an error rate measuring apparatus, the error counting method comprising:
 a step of transmitting a non return to zero (NRZ) signal of a known pattern as a test signal to a device under test; 
 a step of receiving, from the device under test, a signal outputted from the device under test compliant with an input of the test signal; 
 a step of setting one Codeword length and one FEC Symbol length of the FEC according to a communication standard of the device under test; 
 a step of comparing bit string data obtained by converting the signal received from the device under test with predetermined error data to detect errors of each one Codeword length, and detecting FEC Symbol Errors of the bit string data at one FEC Symbol interval; and 
 a step of counting the number of detected errors and the number of detected FEC Symbol Errors of each one Codeword length as the comparison result; 
 a step of determining whether a forward error correction (FEC) operation of the device under test is possible or not based on a comparison result of the signal received from the device under test and the test signal; and 
 a step of outputting a determination result of whether or not the FEC operation of the device under test is possible on a display screen with the number of counted FEC Symbol Errors for performing debugging. 
 
     
     
       6. The error counting method for operating the error rate measuring apparatus according to  claim 5 , further comprising:
 a step of displaying an error rate and an error count value based on a result of the counting. 
 
     
     
       7. An error counting method for operating an error rate measuring apparatus, the error counting method comprising:
 a step of transmitting a non return to zero (NRZ) signal of a known pattern as a test signal to a device under test and 
 a step of receiving, from the device under test, a signal outputted from the device under test compliant with an input of the test signal; 
 a step of setting one Codeword length and one FEC Symbol length of the FEC according to a communication standard of the device under test; 
 a step of dividing symbol string data obtained by converting the signal received from the device under test into most significant bit (MSB) string data and least significant bit (LSB) string data; 
 a step of comparing each of the divided most significant bit string data and least significant bit string data with predetermined error data to detect most significant bit errors and least significant bit errors of each one Codeword length, and detecting FEC Symbol Errors of each of the most significant bit string data and the least significant bit string data at one FEC Symbol interval; 
 a step of counting the number of detected most significant bit errors and the number of detected least significant bit errors, and the number of detected FEC Symbol Errors, as the comparison result; and 
 a step of determining whether a forward error correction (FEC) operation of the device under test is possible or not based on a comparison result of the signal received from the device under test and the test signal; and 
 a step of outputting a determination result of whether or not the FEC operation of the device under test is possible on a display screen with the number of counted FEC Symbol Errors for performing debugging. 
 
     
     
       8. The error counting method for operating the error rate measuring apparatus according to  claim 7 , further comprising:
 a step of displaying an error rate and an error count value based on a result of the counting.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.