US12457733B2ActiveUtilityPatentIndex 64
Semiconductor device having bonding structure and method of manufacturing the same
Est. expiryAug 26, 2042(~16.1 yrs left)· nominal 20-yr term from priority
H10W 20/435H10W 20/47H10B 12/488H10B 12/482H10B 12/0335H10B 12/315H10B 12/02H01L 23/53295H01L 23/5283
64
PatentIndex Score
1
Cited by
17
References
15
Claims
Abstract
A semiconductor device and method for manufacturing the same are provided. The semiconductor device includes a substrate, a bonding structure, a bit line, and a word line. The bonding structure is disposed on the substrate. The bit line is disposed on the bonding structure. The channel layer is disposed on the bit line. The word line surrounds the channel layer. The bonding structure includes a dielectric material.
Claims
exact text as granted — not AI-modifiedWhat is claimed is:
1. A semiconductor device, comprising:
a substrate;
a bonding structure disposed on the substrate;
a bit line disposed on the bonding structure;
a channel layer disposed on the bit line, and comprising a first doped region and a second doped region; and
a word line surrounding the first doped region and the second doped region of the channel layer,
wherein the bonding structure comprises a dielectric material, and
wherein the first doped region has a first conductive type, and the second doped region has a second conductive type different from the first type.
2. The semiconductor device of claim 1 , wherein the first doped region is adjacent to the bit line and a second doped region is formed on the first doped region.
3. The semiconductor device of claim 2 , wherein a portion of the first doped region of the channel layer is exposed by the word line.
4. The semiconductor device of claim 2 , wherein the second doped region of the channel layer is completely covered by the word line.
5. The semiconductor device of claim 2 , wherein the channel layer comprises a third doped region having the first conductive type, and the second doped region is disposed between the first doped region and the third doped region.
6. The semiconductor device of claim 5 , wherein a portion of the third doped region of the channel layer is exposed by the word line.
7. The semiconductor device of claim 1 , further comprising:
a conductive feature disposed between the substrate and the bonding structure.
8. The semiconductor device of claim 7 , further comprising:
a conductive plug penetrating the dielectric structure and electrically connected to the conductive feature.
9. The semiconductor device of claim 8 , wherein the conductive plug has a first aperture and a second aperture different from the first aperture.
10. The semiconductor device of claim 8 , wherein the contact plug has a first portion with a first height and a second portion with a second height different from the first height.
11. The semiconductor device of claim 10 , wherein the first portion of the contact plug is spaced apart from the conductive feature by the dielectric structure.
12. The semiconductor device of claim 11 , wherein the second portion of the contact plug penetrates the dielectric structure.
13. The semiconductor device of claim 7 , wherein the bit line is spaced apart from the conductive feature by the dielectric structure.
14. The semiconductor device of claim 1 , wherein the bonding structure comprises a first dielectric layer and a second dielectric layer.
15. The semiconductor device of claim 14 , wherein the bonding structure comprises a plurality of voids located at an interface between the first dielectric layer and the second dielectric layer.Cited by (0)
No later patents cite this yet.
References (0)
No backward citations on record.