US12588553B2ActiveUtilityA1

Semiconductor structure having conductive pad with protrusion and manufacturing method thereof

74
Assignee: NANYA TECHNOLOGY CORPPriority: Aug 17, 2022Filed: Aug 17, 2022Granted: Mar 24, 2026
Est. expiryAug 17, 2042(~16.1 yrs left)· nominal 20-yr term from priority
Inventors:LO YI-JEN
H10W 99/00H10W 72/90H10W 90/792H10W 90/297H10W 90/20H10W 80/327H10W 80/312H10W 72/9226H10W 72/934H10W 72/932H10W 72/923H10W 72/921H10W 72/01H10W 90/722H10W 90/26H10W 90/00H10W 74/137H10W 74/43H10P 72/74H10P 72/7416H10P 72/7424H10W 20/435H10W 20/42H10W 20/023H10W 72/20H10W 20/20H01L 2924/30101H01L 2225/06544H01L 2225/06527H01L 2225/06524H01L 2224/80896H01L 2224/80895H01L 2224/08146H01L 2224/05576H01L 2224/05556H01L 2224/05555H01L 2224/05554H01L 2224/05541H01L 2224/05083H01L 2224/05017H01L 2224/05015H01L 2224/05014H01L 2224/05009H01L 25/0657H01L 24/80H01L 24/08H01L 24/05
74
PatentIndex Score
0
Cited by
20
References
12
Claims

Abstract

The present application provides a semiconductor structure having a conductive pad with a protrusion, and a manufacturing method of the semiconductor structure. The semiconductor structure includes a first die including a first substrate, a first dielectric layer over the first substrate, a first conductive pad at least partially exposed through the first dielectric layer, a first bonding layer over the first dielectric layer, and a first via extending through the first bonding layer and coupled to the first conductive pad; and a second die including a second bonding layer bonded to the first bonding layer, a second substrate over the second bonding layer, and a second via extending through the second substrate and the second bonding layer, wherein a first contact surface area between the first bonding layer and the second via is substantially greater than a second contact surface area between the first via and the second via.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A semiconductor structure, comprising:
 a first die including a first substrate, a first dielectric layer over the first substrate, a first conductive pad at least partially exposed through the first dielectric layer, a first bonding layer deposited over and contacted with top surfaces of the first dielectric layer and the first conductive pad, and a first via extending through the first bonding layer and coupled to the first conductive pad; and   a second die including a second bonding layer bonded to the first bonding layer, a second substrate over the second bonding layer, and a second via extending through the second substrate and the second bonding layer,   wherein a first contact surface between the first bonding layer and the second via is substantially greater than a second contact surface between the first via and the second via, wherein the first bonding area and the second via are in direct contact; wherein the first via and the second via are in direct contact.   
     
     
         2 . The semiconductor structure of  claim 1 , wherein the first via is disposed between the second via and the first conductive pad. 
     
     
         3 . The semiconductor structure of  claim 1 , wherein the second via is in contact with the first bonding layer. 
     
     
         4 . The semiconductor structure of  claim 1 , wherein at least a portion of the first bonding layer is disposed between the first conductive pad and the second via. 
     
     
         5 . The semiconductor structure of  claim 1 , wherein the second contact surface has a circular, quadrilateral or polygonal shape. 
     
     
         6 . The semiconductor structure of  claim 1 , wherein a first width of the first via is substantially less than a second width of the second via. 
     
     
         7 . The semiconductor structure of  claim 6 , wherein the first width of the first via is substantially less than 2 μm. 
     
     
         8 . The semiconductor structure of  claim 6 , wherein the second width of the second via is about 5 μm. 
     
     
         9 . The semiconductor structure of  claim 6 , wherein a width of the first conductive pad is substantially greater than the first width of the first via and the second width of the second via. 
     
     
         10 . The semiconductor structure of  claim 1 , further comprising:
 a first interconnect structure disposed within the first dielectric layer and under the first conductive pad;   a second dielectric layer disposed over the second substrate; and   a second conductive pad disposed over the second via and at least partially exposed through the second dielectric layer.   
     
     
         11 . The semiconductor structure of  claim 10 , wherein the second via is electrically connected to the second conductive pad through a second interconnect structure. 
     
     
         12 . The semiconductor structure of  claim 10 , wherein the first interconnect structure is coupled to the first conductive pad and is electrically connected to the first via.

Cited by (0)

No later patents cite this yet.

References (0)

No backward citations on record.