US2004063298A1PendingUtilityA1

Method for producing SOI wafer and SOI wafer

Assignee: SHINETSU HANDOTAI KKPriority: Oct 14, 1999Filed: Oct 15, 2003Published: Apr 1, 2004
Est. expiryOct 14, 2019(expired)· nominal 20-yr term from priority
H10W 10/181H10P 90/1916Y10S438/977H10P 95/90
42
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A method for producing an SOI wafer by the hydrogen ion delamination method comprising at least a step of bonding a base wafer and a bond wafer having a micro bubble layer formed by gas ion implantation and a step of delaminating a wafer having an SOI layer at the micro bubble layer as a border, wherein, after the delamination step, the wafer having an SOI layer is subjected to a two-stage heat treatment in an atmosphere containing hydrogen or argon utilizing a rapid heating/rapid cooling apparatus (RTA) and a batch processing type furnace. Preferably, the heat treatment by the RTA apparatus is performed first. Surface roughness of an SOI layer surface delaminated by the hydrogen ion delamination method is improved over the range from short period to long period, and SOI wafers free from generation of pits due to COPs in SOI layers are efficiently produced with high throughput.

Claims

exact text as granted — not AI-modified
What is claimed is:  
     
         1 . A method for producing an SOI wafer by the hydrogen ion delamination method comprising at least a step of bonding a base wafer and a bond wafer having a micro bubble layer formed by gas ion implantation and a step of delaminating a wafer having an SOI layer at the micro bubble layer as a border, wherein a CZ wafer produced from a single crystal ingot of which COPs are reduced for the whole crystal is used as the bond wafer.  
     
     
         2 . The method for producing an SOI wafer according to  claim 1 , wherein the wafer having an SOI layer is subjected to a heat treatment under an atmosphere containing hydrogen or argon in a batch processing type furnace after the delamination step.  
     
     
         3 . An SOI wafer produced by the method according to  claim 2 , which has an RMS value of 0.5 nm or less concerning surface roughness for both of 1 μm square and 10 μm square.

Join the waitlist — get patent alerts

Track US2004063298A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.