US2005085163A1PendingUtilityA1

Method for preventing edge peeling defect

Assignee: UNITED MICROELECTRONICS CORPPriority: Oct 16, 2003Filed: Oct 16, 2003Published: Apr 21, 2005
Est. expiryOct 16, 2023(expired)· nominal 20-yr term from priority
H10P 70/54H10P 70/56
35
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A method for improving edge peeling defect is disclosed in this invention. According to this invention, a wafer can be kept from the edge peeling defect of the prior art by introducing a step for removing the weakly adhesive films and the metal structures at the wafer edge after forming a metal interconnect layer on the wafer. Thus, this invention can raise the yield of semiconductor manufacturing, and reduce the pollution chance of the chamber of the semiconductor manufacture.

Claims

exact text as granted — not AI-modified
1 . A method for preventing edge peeling defect, comprising: 
 forming a thin film on a wafer;    forming a patterned mental structure on said wafer;    planarizing the surface of said wafer to remove redundant patterned mental structure, wherein a explored part of said thin film is explored after planarizing; and    removing said explored part of said thin film.    
   
   
       2 . The method according to  claim 1 , wherein said thin film comprises a barrier layer for preventing mental diffusion.  
   
   
       3 . The method according to  claim 1 , wherein the material of said barrier layer is chosen from the group comprising the following: Ta, TaN, TiN and TiW.  
   
   
       4 . The method according to  claim 1 , wherein said thin film is formed by physical vapor deposition.  
   
   
       5 . The method according to  claim 1 , wherein said patterned mental structure comprises an interconnect layer.  
   
   
       6 . The method according to  claim 5 , wherein said patterned mental structure is chosen from the group comprising the following: 
 copper and aluminum.    
   
   
       7 . The method according to  claim 1 , wherein the step for removing said explored part of said thin film comprises etching and chemical mechanical polishing.  
   
   
       8 . The method according to  claim 1 , wherein said step for removing said explored part of said thin film explored comprises removing the residual of said patterned mental structure by planarizing.  
   
   
       9 . The method according to  claim 1 , wherein said step for removing said explored part of said thin film is at the edge bevel of said wafer.  
   
   
       10 . The method according to  claim 1 , wherein said step for removing said explored part of said thin film is at the backside of said wafer.  
   
   
       11 . The method according to  claim 1 , wherein said step for removing said explored part of said thin film employs an edge bevel removal technology.  
   
   
       12 . The method according to  claim 11 , wherein said step for removing said explored part of said thin film employs an acid solution.  
   
   
       13 . The method according to  claim 11 , wherein said step for removing said explored part of said thin film employs an edge polishing technology.  
   
   
       14 . The method according to  claim 13 , wherein said step for removing said explored part of said thin film employs a base slurry.  
   
   
       15 . The method according to  claim 13 , wherein said step for removing said explored part of said thin film comprises a treatment of wafer drying.  
   
   
       16 . A method for preventing edge peeling defect, comprising: 
 forming a barrier layer on a wafer;    forming a metal interconnect layer onto said barrier layer, wherein said barrier layer at said wafer edge is not covered by said metal interconnect layer; and    removing said barrier layer not covered by said metal interconnect layer.    annealing; and    planarizing the metal interconnect layer and removing the redundant metal on the wafer.    
   
   
       17 . The method according to  claim 16 , wherein the material of said barrier layer is Ta.  
   
   
       18 . The method according to  claim 16 , wherein the material of said barrier layer is TaN.  
   
   
       19 . The method according to  claim 16 , wherein said metal interconnect layer is a Copper interconnect layer.  
   
   
       20 . The method according to  claim 16 , wherein said metal interconnect comprises said thin film explored at the wafer backside.  
   
   
       21 . The method according to  claim 16 , wherein said step for removing said barrier layer not covered by said metal interconnect layer comprises removing said thin film explored at the wafer backside.  
   
   
       22 . The method according to  claim 16 , wherein said step for removing said barrier layer not covered by said metal interconnect layer comprises removing the incompletely patterned part of said mental interconnect layer upper said barrier layer.  
   
   
       23 . The method according to  claim 16 , wherein said step for removing said barrier layer not covered by said metal interconnect layer comprises an edge bevel removal treatment.  
   
   
       24 . The method according to  claim 23 , wherein said step for removing said barrier layer not covered by said metal interconnect layer employs an acid solution.  
   
   
       25 . The method according to  claim 23 , wherein said step for removing said barrier layer not covered by said metal interconnect layer employs an acid solution comprising nitric acid and hydrofluoric acid.  
   
   
       26 . The method according to  claim 9 , wherein said step for removing said barrier layer not covered by said metal interconnect layer comprises an edge polishing treatment.  
   
   
       27 . The method according to  claim 13 , wherein said step for removing said barrier layer not covered by said metal interconnect layer employs a base slurry.  
   
   
       28 . The method according to  claim 25 , wherein the pH of said base slurry is pH 7˜12.  
   
   
       29 . The method according to  claim 27 , wherein said step for planarizing the metal interconnect layer and removing the redundant metal on the wafer comprises etching for planarizing and chemical mechanical polishing.

Join the waitlist — get patent alerts

Track US2005085163A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.